A 3.52 Gb/s mmWave baseband with delayed decision feedback sequence estimation in 40 nm

Nicholas Preyss, Christian Senning, Andreas Burg, Wei Chang Liu, Chun Yi Liu, Shyh-Jye Jou

研究成果: Conference contribution同行評審

摘要

We present a digital baseband ASIC for 60 GHz single-carrier (SC) transmission that is optimized for communication scenarios in which most of the energy is concentrated in the first few channel taps. Such scenarios occur for example in office environments with strong reflections. Our circuit targets close-to-optimum maximum-likelihood performance under such conditions. To this end, we show for the first time how a reduced-state-sequence-estimation algorithm can be realized for the 1760 MHz bandwidth of the IEEE 802.11ad standard. The equalizer is complemented in the frontend by a synchronization unit for frequency offset compensation as well as a Golay-sequence based channel estimator and in the backend by an low density parity check (LDPC) decoder. In 40nm CMOS we achieve a measured data rate of up to 3.52 Gb/s using QPSK modulation.

原文English
主出版物標題2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings
發行者Institute of Electrical and Electronics Engineers Inc.
ISBN(電子)9781467371919
DOIs
出版狀態Published - 19 1月 2016
事件11th IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Xiamen, Fujian, China
持續時間: 9 11月 201511 11月 2015

出版系列

名字2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings

Conference

Conference11th IEEE Asian Solid-State Circuits Conference, A-SSCC 2015
國家/地區China
城市Xiamen, Fujian
期間9/11/1511/11/15

指紋

深入研究「A 3.52 Gb/s mmWave baseband with delayed decision feedback sequence estimation in 40 nm」主題。共同形成了獨特的指紋。

引用此