A 2kb built-in row-controlled dynamic voltage scaling near-/sub-threshold FIFO memory for WBANs

Wei Hung Du; Po-Tsang Huang; Ming Hung Chang; Wei Hwang

doi:10.1109/VLSI-DAT.2012.6212588

A 2kb built-in row-controlled dynamic voltage scaling near-/sub-threshold FIFO memory for WBANs

Wei Hung Du^*, Po-Tsang Huang, Ming Hung Chang, Wei Hwang

^*此作品的通信作者

國際半導體產業學院

研究成果: Conference contribution › 同行評審

1 引文斯高帕斯（Scopus）

摘要

Due to the limited energy source, ultra-low power designs are significant approaches in energy-constrained SoCs. In this paper, a 2kb built-in row-controlled dynamic voltage scaling (DVS) FIFO memory is proposed to adopt the operation voltage in the near-/sub-threshold regions for the WBAN (wireless body area network) system. The row-based DVS provides the fine-grained power switch control for each sub-block. Therefore, the switching energy can be reduced, and the switching setup time can be eliminated. Moreover, only one sub-block are operated in the typical mode, and other sub-blocks are operated in the low-power mode and cut-off mode for realizing the power saving. Based on TSMC 65nm technology, the proposed DVS FIFO can achieve 47.8% power saving.

原文	English
主出版物標題	2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers
DOIs	https://doi.org/10.1109/VLSI-DAT.2012.6212588
出版狀態	Published - 2012
事件	2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Hsinchu, 台灣持續時間: 23 4月 2012 → 25 4月 2012

出版系列

名字	2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers

Conference

Conference	2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012
國家/地區	台灣
城市	Hsinchu
期間	23/04/12 → 25/04/12

存取文件

10.1109/VLSI-DAT.2012.6212588

其它文件與鏈接

Link to publication in Scopus

引用此

Du, W. H., Huang, P.-T., Chang, M. H., & Hwang, W. (2012). A 2kb built-in row-controlled dynamic voltage scaling near-/sub-threshold FIFO memory for WBANs. 於 2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers 文章 6212588 (2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers). https://doi.org/10.1109/VLSI-DAT.2012.6212588

Du, Wei Hung ; Huang, Po-Tsang ; Chang, Ming Hung 等. / A 2kb built-in row-controlled dynamic voltage scaling near-/sub-threshold FIFO memory for WBANs. 2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers. 2012. (2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers).

@inproceedings{bdb40ec4757f4dac908e3d91e3ad2e52,

title = "A 2kb built-in row-controlled dynamic voltage scaling near-/sub-threshold FIFO memory for WBANs",

abstract = "Due to the limited energy source, ultra-low power designs are significant approaches in energy-constrained SoCs. In this paper, a 2kb built-in row-controlled dynamic voltage scaling (DVS) FIFO memory is proposed to adopt the operation voltage in the near-/sub-threshold regions for the WBAN (wireless body area network) system. The row-based DVS provides the fine-grained power switch control for each sub-block. Therefore, the switching energy can be reduced, and the switching setup time can be eliminated. Moreover, only one sub-block are operated in the typical mode, and other sub-blocks are operated in the low-power mode and cut-off mode for realizing the power saving. Based on TSMC 65nm technology, the proposed DVS FIFO can achieve 47.8% power saving.",

author = "Du, {Wei Hung} and Po-Tsang Huang and Chang, {Ming Hung} and Wei Hwang",

year = "2012",

doi = "10.1109/VLSI-DAT.2012.6212588",

language = "English",

isbn = "9781457720819",

series = "2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers",

booktitle = "2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers",

note = "2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 ; Conference date: 23-04-2012 Through 25-04-2012",

}

Du, WH, Huang, P-T, Chang, MH & Hwang, W 2012, A 2kb built-in row-controlled dynamic voltage scaling near-/sub-threshold FIFO memory for WBANs. 於 2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers., 6212588, 2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers, 2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012, Hsinchu, 台灣, 23/04/12. https://doi.org/10.1109/VLSI-DAT.2012.6212588

A 2kb built-in row-controlled dynamic voltage scaling near-/sub-threshold FIFO memory for WBANs. / Du, Wei Hung; Huang, Po-Tsang; Chang, Ming Hung 等.
2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers. 2012. 6212588 (2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers).

研究成果: Conference contribution › 同行評審

TY - GEN

T1 - A 2kb built-in row-controlled dynamic voltage scaling near-/sub-threshold FIFO memory for WBANs

AU - Du, Wei Hung

AU - Huang, Po-Tsang

AU - Chang, Ming Hung

AU - Hwang, Wei

PY - 2012

Y1 - 2012

N2 - Due to the limited energy source, ultra-low power designs are significant approaches in energy-constrained SoCs. In this paper, a 2kb built-in row-controlled dynamic voltage scaling (DVS) FIFO memory is proposed to adopt the operation voltage in the near-/sub-threshold regions for the WBAN (wireless body area network) system. The row-based DVS provides the fine-grained power switch control for each sub-block. Therefore, the switching energy can be reduced, and the switching setup time can be eliminated. Moreover, only one sub-block are operated in the typical mode, and other sub-blocks are operated in the low-power mode and cut-off mode for realizing the power saving. Based on TSMC 65nm technology, the proposed DVS FIFO can achieve 47.8% power saving.

AB - Due to the limited energy source, ultra-low power designs are significant approaches in energy-constrained SoCs. In this paper, a 2kb built-in row-controlled dynamic voltage scaling (DVS) FIFO memory is proposed to adopt the operation voltage in the near-/sub-threshold regions for the WBAN (wireless body area network) system. The row-based DVS provides the fine-grained power switch control for each sub-block. Therefore, the switching energy can be reduced, and the switching setup time can be eliminated. Moreover, only one sub-block are operated in the typical mode, and other sub-blocks are operated in the low-power mode and cut-off mode for realizing the power saving. Based on TSMC 65nm technology, the proposed DVS FIFO can achieve 47.8% power saving.

UR - http://www.scopus.com/inward/record.url?scp=84864026401&partnerID=8YFLogxK

U2 - 10.1109/VLSI-DAT.2012.6212588

DO - 10.1109/VLSI-DAT.2012.6212588

M3 - Conference contribution

AN - SCOPUS:84864026401

SN - 9781457720819

T3 - 2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers

BT - 2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers

T2 - 2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012

Y2 - 23 April 2012 through 25 April 2012

ER -

Du WH, Huang PT, Chang MH, Hwang W. A 2kb built-in row-controlled dynamic voltage scaling near-/sub-threshold FIFO memory for WBANs. 於 2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers. 2012. 6212588. (2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers). doi: 10.1109/VLSI-DAT.2012.6212588

A 2kb built-in row-controlled dynamic voltage scaling near-/sub-threshold FIFO memory for WBANs

摘要

出版系列

Conference

存取文件

其它文件與鏈接

指紋

引用此