A 24-GHz High Linearity Down-conversion Mixer in 90-nm CMOS

Feifei Chen, Yunshan Wang, Jung Lin Lin, Zuo-Min Tsai , Huei Wang

研究成果: Conference contribution同行評審

2 引文 斯高帕斯(Scopus)

摘要

A 24-GHz high linearity down-conversion mixer in 90-nm CMOS is presented in this paper. The mixer utilizes folded architecture, LC tank, distributed derivative superposition (DS) linearization technique to achieve high linearity with relatively low power. The mixer achieves 0 dBm IP_1\mathbfdB. The mixer provides-3 dB conversion gain and the IIP 3 is 21 dBm with only 10-mW dc consumption.

原文English
主出版物標題2018 IEEE International Symposium on Radio-Frequency Integration Technology, RFIT 2018
發行者Institute of Electrical and Electronics Engineers Inc.
ISBN(電子)9781538659717
DOIs
出版狀態Published - 5 十一月 2018
事件2018 IEEE International Symposium on Radio-Frequency Integration Technology, RFIT 2018 - Melbourne, Australia
持續時間: 15 八月 201817 八月 2018

出版系列

名字2018 IEEE International Symposium on Radio-Frequency Integration Technology, RFIT 2018

Conference

Conference2018 IEEE International Symposium on Radio-Frequency Integration Technology, RFIT 2018
國家/地區Australia
城市Melbourne
期間15/08/1817/08/18

指紋

深入研究「A 24-GHz High Linearity Down-conversion Mixer in 90-nm CMOS」主題。共同形成了獨特的指紋。

引用此