摘要
This letter presents a reference-less half-rate receiver with an unlimited range frequency detector (URFD) for 13.8× continuous rate operation. To tolerate channel loss induced intersymbol interference (ISI), the receiver is integrated with a continuous-time linear equalizer (CTLE) and a 2-tap decision feedback equalizer (DFE) on the same chip. Incorporating with the novel pulse width-based URFD, the date rate of the receiver is limited by the frequency tuning range of the voltage-controlled oscillator (VCO). The energy efficiencies of the whole receiver and clock and data recovery (CDR) are about 2.39 and 0.97 pJ/bit, respectively. Implemented in a TSMC 28-nm CMOS process, the active area is 0.056 mm2.
| 原文 | English |
|---|---|
| 頁(從 - 到) | 186-189 |
| 頁數 | 4 |
| 期刊 | IEEE Solid-State Circuits Letters |
| 卷 | 5 |
| DOIs | |
| 出版狀態 | Published - 2022 |
指紋
深入研究「A 1.68-23.2-Gb/s Reference-Less Half-Rate Receiver With an ISI-Tolerant Unlimited Range Frequency Detector」主題。共同形成了獨特的指紋。引用此
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver