A 10-Gb/s, 1.24 pJ/bit, burst-mode clock and data recovery with jitter suppression

Ming Chiuan Su; Wei-Zen Chen; Pei Si Wu; Yu Hsiang Chen; Chao Cheng Lee; Shyh-Jye Jou

doi:10.1109/TCSI.2014.2367573

A 10-Gb/s, 1.24 pJ/bit, burst-mode clock and data recovery with jitter suppression

Ming Chiuan Su, Wei-Zen Chen, Pei Si Wu, Yu Hsiang Chen, Chao Cheng Lee, Shyh-Jye Jou

電子研究所

研究成果: Article › 同行評審

8 引文斯高帕斯（Scopus）

摘要

A burst mode clock and data recovery (BMCDR) circuit for 10 Gbps passive optical network (10G-PON) is presented. The proposed BMCDR is reconfigurable between data gating mode and phase tracking mode to achieve instantaneously phase-locked with jitter suppression capability. Incorporating selectively gating VCO (SGVCO), the BMCDR operates at 1/5-rate and accomplishes 1:5 demultiplexing with a high energy efficiency of 1.24 pJ/bit. With a 4 MHz, 0.22UI_pp jitter stressed input data at 10 Gbps, the recovered clock jitter at 2 GHz is 2.94 ps_rms. The prototype is fabricated using 55 nm CMOS technology. The core area is 0.03 mm² only. It dissipates 12.4 mW from 1 V supply.

原文	English
文章編號	06977996
頁（從 - 到）	743-751
頁數	9
期刊	IEEE Transactions on Circuits and Systems I: Regular Papers
卷	62
發行號	3
DOIs	https://doi.org/10.1109/TCSI.2014.2367573
出版狀態	Published - 1 3月 2015

UN SDG

此研究成果有助於以下永續發展目標

存取文件

10.1109/TCSI.2014.2367573

其它文件與鏈接

Link to publication in Scopus

引用此

@article{04f2c4e925cc454db63b72e8f4238012,

title = "A 10-Gb/s, 1.24 pJ/bit, burst-mode clock and data recovery with jitter suppression",

abstract = "A burst mode clock and data recovery (BMCDR) circuit for 10 Gbps passive optical network (10G-PON) is presented. The proposed BMCDR is reconfigurable between data gating mode and phase tracking mode to achieve instantaneously phase-locked with jitter suppression capability. Incorporating selectively gating VCO (SGVCO), the BMCDR operates at 1/5-rate and accomplishes 1:5 demultiplexing with a high energy efficiency of 1.24 pJ/bit. With a 4 MHz, 0.22UIpp jitter stressed input data at 10 Gbps, the recovered clock jitter at 2 GHz is 2.94 psrms. The prototype is fabricated using 55 nm CMOS technology. The core area is 0.03 mm2 only. It dissipates 12.4 mW from 1 V supply.",

keywords = "Burst-mode clock and data recovery (BMCDR), Gated-VCO (GVCO), Gigabit passive optical network (GPON), Phase-locked loop (PLL)",

author = "Su, {Ming Chiuan} and Wei-Zen Chen and Wu, {Pei Si} and Chen, {Yu Hsiang} and Lee, {Chao Cheng} and Shyh-Jye Jou",

note = "Publisher Copyright: {\textcopyright} 2014 IEEE.",

year = "2015",

month = mar,

day = "1",

doi = "10.1109/TCSI.2014.2367573",

language = "English",

volume = "62",

pages = "743--751",

journal = "IEEE Transactions on Circuits and Systems I: Regular Papers",

issn = "1549-8328",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "3",

}

TY - JOUR

T1 - A 10-Gb/s, 1.24 pJ/bit, burst-mode clock and data recovery with jitter suppression

AU - Su, Ming Chiuan

AU - Chen, Wei-Zen

AU - Wu, Pei Si

AU - Chen, Yu Hsiang

AU - Lee, Chao Cheng

AU - Jou, Shyh-Jye

PY - 2015/3/1

Y1 - 2015/3/1

N2 - A burst mode clock and data recovery (BMCDR) circuit for 10 Gbps passive optical network (10G-PON) is presented. The proposed BMCDR is reconfigurable between data gating mode and phase tracking mode to achieve instantaneously phase-locked with jitter suppression capability. Incorporating selectively gating VCO (SGVCO), the BMCDR operates at 1/5-rate and accomplishes 1:5 demultiplexing with a high energy efficiency of 1.24 pJ/bit. With a 4 MHz, 0.22UIpp jitter stressed input data at 10 Gbps, the recovered clock jitter at 2 GHz is 2.94 psrms. The prototype is fabricated using 55 nm CMOS technology. The core area is 0.03 mm2 only. It dissipates 12.4 mW from 1 V supply.

AB - A burst mode clock and data recovery (BMCDR) circuit for 10 Gbps passive optical network (10G-PON) is presented. The proposed BMCDR is reconfigurable between data gating mode and phase tracking mode to achieve instantaneously phase-locked with jitter suppression capability. Incorporating selectively gating VCO (SGVCO), the BMCDR operates at 1/5-rate and accomplishes 1:5 demultiplexing with a high energy efficiency of 1.24 pJ/bit. With a 4 MHz, 0.22UIpp jitter stressed input data at 10 Gbps, the recovered clock jitter at 2 GHz is 2.94 psrms. The prototype is fabricated using 55 nm CMOS technology. The core area is 0.03 mm2 only. It dissipates 12.4 mW from 1 V supply.

KW - Burst-mode clock and data recovery (BMCDR)

KW - Gated-VCO (GVCO)

KW - Gigabit passive optical network (GPON)

KW - Phase-locked loop (PLL)

UR - http://www.scopus.com/inward/record.url?scp=85027927967&partnerID=8YFLogxK

U2 - 10.1109/TCSI.2014.2367573

DO - 10.1109/TCSI.2014.2367573

M3 - Article

AN - SCOPUS:85027927967

SN - 1549-8328

VL - 62

SP - 743

EP - 751

JO - IEEE Transactions on Circuits and Systems I: Regular Papers

JF - IEEE Transactions on Circuits and Systems I: Regular Papers

IS - 3

M1 - 06977996

ER -

A 10-Gb/s, 1.24 pJ/bit, burst-mode clock and data recovery with jitter suppression

摘要

UN SDG

存取文件

其它文件與鏈接

指紋

引用此