A 1-V-input switched-capacitor voltage converter with voltage-reference- free pulse-density modulation

Xin Zhang; Yu Pu; Koichi Ishida; Yoshikatsu Ryu; Yasuyuki Okuma; Po-Hung Chen; Kazunori Watanabe; Takayasu Sakurai; Makoto Takamiya

doi:10.1109/TCSII.2012.2195056

A 1-V-input switched-capacitor voltage converter with voltage-reference- free pulse-density modulation

Xin Zhang^*, Yu Pu, Koichi Ishida, Yoshikatsu Ryu, Yasuyuki Okuma, Po-Hung Chen, Kazunori Watanabe, Takayasu Sakurai, Makoto Takamiya

^*此作品的通信作者

電子研究所

研究成果: Article › 同行評審

9 引文斯高帕斯（Scopus）

摘要

A 1-V-input 0.45-V-output switched-capacitor (SC) voltage converter with voltage-reference-free pulse-density modulation (VRF-PDM) is proposed. The all-digital VRF-PDM scheme improves the efficiency from 17% to 73% at 50- μA output current by reducing the pulse density and eliminating the voltage reference circuit. An output voltage trimming by the hot-carrier injection to a comparator and a periodic activation scheme of the SC voltage converter are also proposed to solve the problems attributed to VRF-PDM. The proposed voltage converter is fabricated in 65-nm CMOS and achieves an efficiency value of 73%-86% at 50 μ;A-10 mA output current range.

原文	English
文章編號	6205614
頁（從 - 到）	361-365
頁數	5
期刊	IEEE Transactions on Circuits and Systems I: Regular Papers
卷	59
發行號	6
DOIs	https://doi.org/10.1109/TCSII.2012.2195056
出版狀態	Published - 1 6月 2012

存取文件

10.1109/TCSII.2012.2195056

其它文件與鏈接

Link to publication in Scopus

引用此

@article{dff9ed6e07294fac838c7cc1528ee0e5,

title = "A 1-V-input switched-capacitor voltage converter with voltage-reference- free pulse-density modulation",

abstract = "A 1-V-input 0.45-V-output switched-capacitor (SC) voltage converter with voltage-reference-free pulse-density modulation (VRF-PDM) is proposed. The all-digital VRF-PDM scheme improves the efficiency from 17% to 73% at 50- μA output current by reducing the pulse density and eliminating the voltage reference circuit. An output voltage trimming by the hot-carrier injection to a comparator and a periodic activation scheme of the SC voltage converter are also proposed to solve the problems attributed to VRF-PDM. The proposed voltage converter is fabricated in 65-nm CMOS and achieves an efficiency value of 73%-86% at 50 μ;A-10 mA output current range.",

keywords = "Offset canceling, pulse-density modulation (PDM), switched capacitor (SC), voltage converter, voltage reference",

author = "Xin Zhang and Yu Pu and Koichi Ishida and Yoshikatsu Ryu and Yasuyuki Okuma and Po-Hung Chen and Kazunori Watanabe and Takayasu Sakurai and Makoto Takamiya",

year = "2012",

month = jun,

day = "1",

doi = "10.1109/TCSII.2012.2195056",

language = "English",

volume = "59",

pages = "361--365",

journal = "IEEE Transactions on Circuits and Systems I: Regular Papers",

issn = "1549-8328",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "6",

}

TY - JOUR

T1 - A 1-V-input switched-capacitor voltage converter with voltage-reference- free pulse-density modulation

AU - Zhang, Xin

AU - Pu, Yu

AU - Ishida, Koichi

AU - Ryu, Yoshikatsu

AU - Okuma, Yasuyuki

AU - Chen, Po-Hung

AU - Watanabe, Kazunori

AU - Sakurai, Takayasu

AU - Takamiya, Makoto

PY - 2012/6/1

Y1 - 2012/6/1

N2 - A 1-V-input 0.45-V-output switched-capacitor (SC) voltage converter with voltage-reference-free pulse-density modulation (VRF-PDM) is proposed. The all-digital VRF-PDM scheme improves the efficiency from 17% to 73% at 50- μA output current by reducing the pulse density and eliminating the voltage reference circuit. An output voltage trimming by the hot-carrier injection to a comparator and a periodic activation scheme of the SC voltage converter are also proposed to solve the problems attributed to VRF-PDM. The proposed voltage converter is fabricated in 65-nm CMOS and achieves an efficiency value of 73%-86% at 50 μ;A-10 mA output current range.

AB - A 1-V-input 0.45-V-output switched-capacitor (SC) voltage converter with voltage-reference-free pulse-density modulation (VRF-PDM) is proposed. The all-digital VRF-PDM scheme improves the efficiency from 17% to 73% at 50- μA output current by reducing the pulse density and eliminating the voltage reference circuit. An output voltage trimming by the hot-carrier injection to a comparator and a periodic activation scheme of the SC voltage converter are also proposed to solve the problems attributed to VRF-PDM. The proposed voltage converter is fabricated in 65-nm CMOS and achieves an efficiency value of 73%-86% at 50 μ;A-10 mA output current range.

KW - Offset canceling

KW - pulse-density modulation (PDM)

KW - switched capacitor (SC)

KW - voltage converter

KW - voltage reference

UR - http://www.scopus.com/inward/record.url?scp=84862523793&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2012.2195056

DO - 10.1109/TCSII.2012.2195056

M3 - Article

AN - SCOPUS:84862523793

SN - 1549-8328

VL - 59

SP - 361

EP - 365

JO - IEEE Transactions on Circuits and Systems I: Regular Papers

JF - IEEE Transactions on Circuits and Systems I: Regular Papers

IS - 6

M1 - 6205614

ER -

A 1-V-input switched-capacitor voltage converter with voltage-reference- free pulse-density modulation

摘要

存取文件

其它文件與鏈接

指紋

引用此