A 0.6-V VDD W-Band Neutralized Differential Low Noise Amplifier in 28-nm Bulk CMOS

Chia Jen Liang, Ching Wen Chiang, Jia Zhou, Rulin Huang, Kuei-Ann Wen, Mau Chung Frank Chang, Yen Cheng Kuan

研究成果: Article同行評審

2 引文 斯高帕斯(Scopus)

摘要

This letter presents a W-band low-power and high-gain differential low noise amplifier (LNA) fabricated in 28-nm bulk CMOS technology. This LNA operates at a 0.6-V supply voltage (VDD) to achieve low power consumption and respond to the low-voltage regime anticipated in future CMOS technology nodes. To obtain sufficient voltage headroom and mitigate the Miller effect, this LNA employs neutralized common source (CS) instead of cascode topology in each stage. The common-mode instability introduced by CS neutralization is reduced by making the secondary coil of each transformer (except the final one) center-tapped with resistors. The stability factor (K) and measure (B1) at a single-stage common mode are improved from 0.59 to 126 and from -0.14 to 0.6, respectively. In addition, each stage of this LNA uses only one transformer for conjugate matching, without any capacitor to minimize the passive loss. This LNA consists of five stages and achieves a power gain of 25 dB over 81-91 GHz (BW3dB) and a minimum noise figure (NF) of 6 dB at 85 GHz with power consumption of 15 mW and a silicon core area of 0.19 mm2.

原文English
頁(從 - 到)481 - 484
頁數4
期刊IEEE Microwave and Wireless Components Letters
31
發行號5
DOIs
出版狀態Published - 5月 2021

指紋

深入研究「A 0.6-V VDD W-Band Neutralized Differential Low Noise Amplifier in 28-nm Bulk CMOS」主題。共同形成了獨特的指紋。

引用此