A 0.48V 0.57nJ/pixel video-recording SoC in 65nm CMOS

Tay Jyi Lin; Cheng An Chien; Pei Yao Chang; Ching Wen Chen; Po Hao Wang; Ting Yu Shyu; Chien Yung Chou; Shien Chun Luo; Jiun-In  Guo; Tien-Fu Chen; Gene C.H. Chuang; Yuan Hua Chu; Liang Chia Cheng; Hong Men Su; Chewnpu Jou; Meikei Ieong; Cheng Wen Wu; Jinn Shyan Wang

doi:10.1109/ISSCC.2013.6487680

A 0.48V 0.57nJ/pixel video-recording SoC in 65nm CMOS

Tay Jyi Lin^*, Cheng An Chien, Pei Yao Chang, Ching Wen Chen, Po Hao Wang, Ting Yu Shyu, Chien Yung Chou, Shien Chun Luo, Jiun-In Guo, Tien-Fu Chen, Gene C.H. Chuang, Yuan Hua Chu, Liang Chia Cheng, Hong Men Su, Chewnpu Jou, Meikei Ieong, Cheng Wen Wu, Jinn Shyan Wang

^*此作品的通信作者

研究成果: Conference contribution › 同行評審

19 引文斯高帕斯（Scopus）

摘要

This paper presents a video recording SoC fabricated in 65nm low-power technology, which integrates a complexity and bandwidth-effective H.264 encoder, an ultra-low-power (ULP) MPU, with timing-optimized ROM and 8T SRAM macros for ultra-low-voltage (ULV) operation, a 512Kb ULV and leakage-aware 8T SRAM for the frame buffer (FB), and various on-chip peripherals, such as external memory interfaces (Fig. 9.3.1). Utilizing ULV cell libraries with custom-pulsed D flip-flops (PFF) for wide-range voltage scaling, ROM/SRAM macros optimized simultaneously for timing and leakage, and advanced energy management (AEM), the SoC achieves 32fps HD720 H.264 encoding at 1.0V, down to 0.57nJ/pixel ultra-low energy dissipation at 0.48V (30fps QQVGA H.264 encoding for preview through ANT+).

原文	English
主出版物標題	2013 IEEE International Solid-State Circuits Conference, ISSCC 2013 - Digest of Technical Papers
頁面	158-159
頁數	2
DOIs	https://doi.org/10.1109/ISSCC.2013.6487680
出版狀態	Published - 29 4月 2013
事件	2013 60th IEEE International Solid-State Circuits Conference, ISSCC 2013 - San Francisco, CA, United States 持續時間: 17 2月 2013 → 21 2月 2013

出版系列

名字	Digest of Technical Papers - IEEE International Solid-State Circuits Conference
卷	56
ISSN（列印）	0193-6530

Conference

Conference	2013 60th IEEE International Solid-State Circuits Conference, ISSCC 2013
國家/地區	United States
城市	San Francisco, CA
期間	17/02/13 → 21/02/13

存取文件

10.1109/ISSCC.2013.6487680

其它文件與鏈接

Link to publication in Scopus

引用此

Lin, T. J., Chien, C. A., Chang, P. Y., Chen, C. W., Wang, P. H., Shyu, T. Y., Chou, C. Y., Luo, S. C., Guo, J.-I., Chen, T.-F., Chuang, G. C. H., Chu, Y. H., Cheng, L. C., Su, H. M., Jou, C., Ieong, M., Wu, C. W., & Wang, J. S. (2013). A 0.48V 0.57nJ/pixel video-recording SoC in 65nm CMOS. 於 2013 IEEE International Solid-State Circuits Conference, ISSCC 2013 - Digest of Technical Papers (頁 158-159). 文章 6487680 (Digest of Technical Papers - IEEE International Solid-State Circuits Conference; 卷 56). https://doi.org/10.1109/ISSCC.2013.6487680

@inproceedings{7f831ee713c54b61bacacd18f79c39a8,

title = "A 0.48V 0.57nJ/pixel video-recording SoC in 65nm CMOS",

abstract = "This paper presents a video recording SoC fabricated in 65nm low-power technology, which integrates a complexity and bandwidth-effective H.264 encoder, an ultra-low-power (ULP) MPU, with timing-optimized ROM and 8T SRAM macros for ultra-low-voltage (ULV) operation, a 512Kb ULV and leakage-aware 8T SRAM for the frame buffer (FB), and various on-chip peripherals, such as external memory interfaces (Fig. 9.3.1). Utilizing ULV cell libraries with custom-pulsed D flip-flops (PFF) for wide-range voltage scaling, ROM/SRAM macros optimized simultaneously for timing and leakage, and advanced energy management (AEM), the SoC achieves 32fps HD720 H.264 encoding at 1.0V, down to 0.57nJ/pixel ultra-low energy dissipation at 0.48V (30fps QQVGA H.264 encoding for preview through ANT+).",

author = "Lin, {Tay Jyi} and Chien, {Cheng An} and Chang, {Pei Yao} and Chen, {Ching Wen} and Wang, {Po Hao} and Shyu, {Ting Yu} and Chou, {Chien Yung} and Luo, {Shien Chun} and Jiun-In Guo and Tien-Fu Chen and Chuang, {Gene C.H.} and Chu, {Yuan Hua} and Cheng, {Liang Chia} and Su, {Hong Men} and Chewnpu Jou and Meikei Ieong and Wu, {Cheng Wen} and Wang, {Jinn Shyan}",

year = "2013",

month = apr,

day = "29",

doi = "10.1109/ISSCC.2013.6487680",

language = "English",

isbn = "9781467345132",

series = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

pages = "158--159",

booktitle = "2013 IEEE International Solid-State Circuits Conference, ISSCC 2013 - Digest of Technical Papers",

note = "2013 60th IEEE International Solid-State Circuits Conference, ISSCC 2013 ; Conference date: 17-02-2013 Through 21-02-2013",

}

Lin, TJ, Chien, CA, Chang, PY, Chen, CW, Wang, PH, Shyu, TY, Chou, CY, Luo, SC, Guo, J-I , Chen, T-F, Chuang, GCH, Chu, YH, Cheng, LC, Su, HM, Jou, C, Ieong, M, Wu, CW & Wang, JS 2013, A 0.48V 0.57nJ/pixel video-recording SoC in 65nm CMOS. 於 2013 IEEE International Solid-State Circuits Conference, ISSCC 2013 - Digest of Technical Papers., 6487680, Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 卷 56, 頁 158-159, 2013 60th IEEE International Solid-State Circuits Conference, ISSCC 2013, San Francisco, CA, United States, 17/02/13. https://doi.org/10.1109/ISSCC.2013.6487680

A 0.48V 0.57nJ/pixel video-recording SoC in 65nm CMOS. / Lin, Tay Jyi; Chien, Cheng An; Chang, Pei Yao 等.
2013 IEEE International Solid-State Circuits Conference, ISSCC 2013 - Digest of Technical Papers. 2013. p. 158-159 6487680 (Digest of Technical Papers - IEEE International Solid-State Circuits Conference; 卷 56).

研究成果: Conference contribution › 同行評審

TY - GEN

T1 - A 0.48V 0.57nJ/pixel video-recording SoC in 65nm CMOS

AU - Lin, Tay Jyi

AU - Chien, Cheng An

AU - Chang, Pei Yao

AU - Chen, Ching Wen

AU - Wang, Po Hao

AU - Shyu, Ting Yu

AU - Chou, Chien Yung

AU - Luo, Shien Chun

AU - Guo, Jiun-In

AU - Chen, Tien-Fu

AU - Chuang, Gene C.H.

AU - Chu, Yuan Hua

AU - Cheng, Liang Chia

AU - Su, Hong Men

AU - Jou, Chewnpu

AU - Ieong, Meikei

AU - Wu, Cheng Wen

AU - Wang, Jinn Shyan

PY - 2013/4/29

Y1 - 2013/4/29

N2 - This paper presents a video recording SoC fabricated in 65nm low-power technology, which integrates a complexity and bandwidth-effective H.264 encoder, an ultra-low-power (ULP) MPU, with timing-optimized ROM and 8T SRAM macros for ultra-low-voltage (ULV) operation, a 512Kb ULV and leakage-aware 8T SRAM for the frame buffer (FB), and various on-chip peripherals, such as external memory interfaces (Fig. 9.3.1). Utilizing ULV cell libraries with custom-pulsed D flip-flops (PFF) for wide-range voltage scaling, ROM/SRAM macros optimized simultaneously for timing and leakage, and advanced energy management (AEM), the SoC achieves 32fps HD720 H.264 encoding at 1.0V, down to 0.57nJ/pixel ultra-low energy dissipation at 0.48V (30fps QQVGA H.264 encoding for preview through ANT+).

AB - This paper presents a video recording SoC fabricated in 65nm low-power technology, which integrates a complexity and bandwidth-effective H.264 encoder, an ultra-low-power (ULP) MPU, with timing-optimized ROM and 8T SRAM macros for ultra-low-voltage (ULV) operation, a 512Kb ULV and leakage-aware 8T SRAM for the frame buffer (FB), and various on-chip peripherals, such as external memory interfaces (Fig. 9.3.1). Utilizing ULV cell libraries with custom-pulsed D flip-flops (PFF) for wide-range voltage scaling, ROM/SRAM macros optimized simultaneously for timing and leakage, and advanced energy management (AEM), the SoC achieves 32fps HD720 H.264 encoding at 1.0V, down to 0.57nJ/pixel ultra-low energy dissipation at 0.48V (30fps QQVGA H.264 encoding for preview through ANT+).

UR - http://www.scopus.com/inward/record.url?scp=84876558313&partnerID=8YFLogxK

U2 - 10.1109/ISSCC.2013.6487680

DO - 10.1109/ISSCC.2013.6487680

M3 - Conference contribution

AN - SCOPUS:84876558313

SN - 9781467345132

T3 - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

SP - 158

EP - 159

BT - 2013 IEEE International Solid-State Circuits Conference, ISSCC 2013 - Digest of Technical Papers

T2 - 2013 60th IEEE International Solid-State Circuits Conference, ISSCC 2013

Y2 - 17 February 2013 through 21 February 2013

ER -

A 0.48V 0.57nJ/pixel video-recording SoC in 65nm CMOS

摘要

出版系列

Conference

存取文件

其它文件與鏈接

指紋

引用此