3D Integration for VLSI Systems

Chuan Seng Tan, Kuan-Neng Chen, Steven J. Koester

    研究成果: Book同行評審


    Three-dimensional (3D) integration is identified as a possible avenue for continuous performance growth in integrated circuits (IC) as the conventional scaling approach is faced with unprecedented challenges in fundamental and economic limits. Wafer level 3D IC can take several forms, and they usually include a stack of several thinned IC layers that are vertically bonded and interconnected by through silicon via TSV.

    There is a long string of benefits that one can derive from 3D IC implementation such as form factor, density multiplication, improved delay and power, enhanced bandwidth, and heterogeneous integration. This book presents contributions by key researchers in this field, covering motivations, technology platforms, applications, and other design issues.
    原文American English
    發行者Jenny Stanford Publishing
    出版狀態Published - 26 9月 2011


    深入研究「3D Integration for VLSI Systems」主題。共同形成了獨特的指紋。