3.5ns CMOS 64K ECL RAM at 77°K

S. E. Schuster*, T. I. Chappell, B. A. Chappell, J. W. Allan, J. Y.C. Sun, S. P. Klepner, R. L. Franch, P. F. Greier, P. J. Restle

*此作品的通信作者

研究成果: Paper同行評審

4 引文 斯高帕斯(Scopus)

摘要

A 3.5-ns 64K CMOS RAM operated at 77 K has been described. The chip was fabricated in a dual 0.5-μm gate polysilicon process optimized for low-temperature operation. The design features asynchronous receivers capable of interfacing low-voltage ECL signal levels. Liquid-nitrogen operation of the RAM offers higher-speed operation than previously reported at the 64K level of integration for any technology.

原文English
頁面17-18
頁數2
出版狀態Published - 1988
事件1988 Symposium on VLSI Circuits - Digest of Technical Papers - Tokyo, Japan
持續時間: 22 8月 198824 8月 1988

Conference

Conference1988 Symposium on VLSI Circuits - Digest of Technical Papers
城市Tokyo, Japan
期間22/08/8824/08/88

指紋

深入研究「3.5ns CMOS 64K ECL RAM at 77°K」主題。共同形成了獨特的指紋。

引用此