跳至主導覽
跳至搜尋
跳過主要內容
國立陽明交通大學研發優勢分析平台 首頁
English
中文
首頁
人員
單位
研究成果
計畫
獎項
活動
貴重儀器
影響
按專業知識、姓名或所屬機構搜尋
查看斯高帕斯 (Scopus) 概要
黃 俊達
教授
電機工程學系
https://orcid.org/0000-0001-5961-7863
h-index
h10-index
h5-index
774
引文
13
h-指數
按照存儲在普爾（Pure）的出版物數量及斯高帕斯（Scopus）引文計算。
215
引文
8
h-指數
按照存儲在普爾（Pure）的出版物數量及斯高帕斯（Scopus）引文計算。
42
引文
4
h-指數
按照存儲在普爾（Pure）的出版物數量及斯高帕斯（Scopus）引文計算。
1993 …
2024
每年研究成果
概覽
指紋
網路
計畫
(25)
研究成果
(103)
類似的個人檔案
(6)
指紋
查看啟用 Juinn-Dar Huang 的研究主題。這些主題標籤來自此人的作品。共同形成了獨特的指紋。
排序方式
重量
按字母排序
Keyphrases
Sample Preparation
51%
Digital Microfluidic Biochips
42%
Reactant Minimization
28%
Technology Mapping
19%
Field Programmable Gate Arrays
19%
Multicycle Communication
18%
Single Electron Transistor
17%
Microfluidic Biochip
17%
Target Concentration
17%
Transistor Array
16%
Architectural Synthesis
16%
Microarchitecture
14%
Reconfigurable
14%
Communication Architecture
14%
Wire Delay
14%
Distributed-register Architecture
14%
Synthesis Flow
14%
Distributed Register
14%
On chip
13%
Latency
13%
Interface Protocol
13%
Area Minimization
12%
Register File
11%
Performance-based
11%
Compliance Verification
11%
Low Power
11%
Microarray Technology
11%
Popular
11%
Multi-target
11%
Mixing Model
10%
Encoding Algorithm
10%
Biochip
10%
Hardware Efficiency
10%
Inter-island
9%
Communication Synthesis
9%
Data Transfer
9%
Power Consumption
9%
Storage-aware
8%
Lab-on-a-chip
8%
System Performance
8%
FPGA Technology
8%
Class Encoding
8%
Through Silicon via
7%
Integer Linear Programming
7%
Performance Optimization
7%
Table-driven
7%
On-a-chip
7%
Design Automation
7%
Multiple Output
7%
Synthesis Framework
7%
Computer Science
Experimental Result
100%
Field Programmable Gate Arrays
31%
Computer Hardware
20%
Technology Mapping
20%
Single Electron
17%
Convolutional Neural Network
17%
Architectural Synthesis
16%
Architecture Register
16%
Microarchitecture
14%
Communication Architecture
14%
System-on-Chip
14%
Integer-Linear Programming
13%
Time Complexity
11%
Encoding Algorithm
11%
Power Consumption
11%
Finite-State Machine
11%
Synthesis Algorithm
10%
Systems Performance
9%
Operation Count
8%
System on a Chip
8%
Machine Learning
8%
Learning System
8%
Deep Learning Method
7%
Criticality
7%
through silicon vias
7%
Interconnect Resource
7%
Design Automation
7%
Optimization Technique
6%
Performance Optimization
5%
Space Complexity
5%
Dictionary Size
5%
Functional Decomposition
5%
Network Flow Model
5%
False Positive Problem
5%
Continuous Flow
5%
binary decision diagram
5%
hard real-time
5%
Floorplanning
5%
Building-Blocks
5%
Multiplexer
5%
Evolutionary Algorithm
5%
Input/Output
5%
Engineering
Reactant
45%
Digital Microfluidics
36%
Experimental Result
31%
Dilution
20%
Biochemicals
14%
Single Electron
11%
Lookup Table
8%
Storage Unit
7%
Field Programmable Gate Arrays
7%
Mixture Preparation
6%
Analog Circuit
5%
Output Function
5%
System-on-Chip
5%
Learning System
5%
Convolutional Neural Network
5%
Microfluidic Device
5%
Mixers (Machinery)
5%
Deep Learning Method
5%
Functional Decomposition
5%
