Abstract
This paper presents a well-structured modified Booth encoding (MBE) multiplier which is applied in the design of a reconfigurable multiply-accumulator (MAC) core. The multiplier adopts an improved Booth encoder and selector to achieve an extra-row-removal and uses a hybrid approach in the two's complementation circuit to reduce the area and improve the speed. The multiplier is used to form a 32-bit reconfigurable MAC core which can be flexibly configured to execute one 32 × 32, two 16 × 16 or four 8 × 8 signed multiply-accumulation. Experimentally, when implemented with a 130 nm CMOS single-Vt standard cell library, the multiplier achieved a 15.8% area saving and 11.7% power saving over the classical design, and the reconfigurable MAC achieved a 4.2% area and a 7.4% power saving over the MAC design published so far if implemented with a mixed-Vt standard cell library.
Original language | English |
---|---|
Pages (from-to) | 1112-1119 |
Number of pages | 8 |
Journal | IEICE Transactions on Electronics |
Volume | E94-C |
Issue number | 6 |
DOIs | |
State | Published - 1 Jan 2011 |
Keywords
- Mixed-Vt
- Modified Booth encoding
- Multiplier
- Multiply-accumulator
- Reconfigurable
- Standard cell library