Variable sampling slope (VSS) and no-deadtime ramp generator (NDRG) techniques for closed-loop interleaving power factor correction (PFC) design with suppression of current mismatch

Chun Yen Chen; Ruei Hong Peng; Jen Chieh Tsai; Yu Chi Kang; Chia Lung Ni; Yi Ting Chen; Ke-Horng Chen; Shih Ming Wang; Ming Wei Lee; Hsin Yu Luo

doi:10.1109/ECCE.2012.6342809

Variable sampling slope (VSS) and no-deadtime ramp generator (NDRG) techniques for closed-loop interleaving power factor correction (PFC) design with suppression of current mismatch

Chun Yen Chen^*, Ruei Hong Peng, Jen Chieh Tsai, Yu Chi Kang, Chia Lung Ni, Yi Ting Chen, Ke-Horng Chen, Shih Ming Wang, Ming Wei Lee, Hsin Yu Luo

^*Corresponding author for this work

Department of Electrical and Computer Engineering

Research output: Contribution to conference › Paper › peer-review

Abstract

The proposed interleaving power factor correction (PFC) can effectively reduce the size of the AC-DC converter for portable electronics. Fully integrated variable sampling slope (VSS) technique can provide precise phase regulation under variable line voltage. Besides, the no-deadtime ramp generator (NDRG) records the previous status to modify the sequent on-time value to achieve current sharing for suppressing the total harmonic distortion (THD) and restraining the input current ripple, EMI filter, and the size of input inductor. Therefore, more power can be provided by the proposed interleaving PFC than that of single-phase PFC. Simultaneously, the drawback of the peak current twice than the average current in the Boundary control mode (BCM) can be greatly reduced. The test circuit fabricated in the TSMC 0.5μm 800V UHV process shows the highly integrated interleaving PFC can deliver high power of 180W with improved phase regulation precision.

Original language	American English
Pages	298-301
Number of pages	4
DOIs	https://doi.org/10.1109/ECCE.2012.6342809
State	Published - 17 Dec 2012
Event	4th Annual IEEE Energy Conversion Congress and Exposition, ECCE 2012 - Raleigh, NC, United States Duration: 15 Sep 2012 → 20 Sep 2012

Conference

Conference	4th Annual IEEE Energy Conversion Congress and Exposition, ECCE 2012
Country/Territory	United States
City	Raleigh, NC
Period	15/09/12 → 20/09/12

Keywords

boundary control mode (BCM)
interleaving
no-deadtime ramp generator (NDRG)
power factor correction (PFC)
variable sampling slope (VSS)

Access to Document

10.1109/ECCE.2012.6342809

Cite this

Chen, C. Y., Peng, R. H., Tsai, J. C., Kang, Y. C., Ni, C. L., Chen, Y. T., Chen, K.-H., Wang, S. M., Lee, M. W., & Luo, H. Y. (2012). Variable sampling slope (VSS) and no-deadtime ramp generator (NDRG) techniques for closed-loop interleaving power factor correction (PFC) design with suppression of current mismatch. 298-301. Paper presented at 4th Annual IEEE Energy Conversion Congress and Exposition, ECCE 2012, Raleigh, NC, United States. https://doi.org/10.1109/ECCE.2012.6342809

@conference{7c2cf2c409074824bb4d38548995ed4e,

title = "Variable sampling slope (VSS) and no-deadtime ramp generator (NDRG) techniques for closed-loop interleaving power factor correction (PFC) design with suppression of current mismatch",

abstract = "The proposed interleaving power factor correction (PFC) can effectively reduce the size of the AC-DC converter for portable electronics. Fully integrated variable sampling slope (VSS) technique can provide precise phase regulation under variable line voltage. Besides, the no-deadtime ramp generator (NDRG) records the previous status to modify the sequent on-time value to achieve current sharing for suppressing the total harmonic distortion (THD) and restraining the input current ripple, EMI filter, and the size of input inductor. Therefore, more power can be provided by the proposed interleaving PFC than that of single-phase PFC. Simultaneously, the drawback of the peak current twice than the average current in the Boundary control mode (BCM) can be greatly reduced. The test circuit fabricated in the TSMC 0.5μm 800V UHV process shows the highly integrated interleaving PFC can deliver high power of 180W with improved phase regulation precision.",

keywords = "boundary control mode (BCM), interleaving, no-deadtime ramp generator (NDRG), power factor correction (PFC), variable sampling slope (VSS)",

author = "Chen, {Chun Yen} and Peng, {Ruei Hong} and Tsai, {Jen Chieh} and Kang, {Yu Chi} and Ni, {Chia Lung} and Chen, {Yi Ting} and Ke-Horng Chen and Wang, {Shih Ming} and Lee, {Ming Wei} and Luo, {Hsin Yu}",

year = "2012",

month = dec,

day = "17",

doi = "10.1109/ECCE.2012.6342809",

language = "American English",

pages = "298--301",

note = "4th Annual IEEE Energy Conversion Congress and Exposition, ECCE 2012 ; Conference date: 15-09-2012 Through 20-09-2012",

}

Chen, CY, Peng, RH, Tsai, JC, Kang, YC, Ni, CL, Chen, YT, Chen, K-H, Wang, SM, Lee, MW & Luo, HY 2012, 'Variable sampling slope (VSS) and no-deadtime ramp generator (NDRG) techniques for closed-loop interleaving power factor correction (PFC) design with suppression of current mismatch', Paper presented at 4th Annual IEEE Energy Conversion Congress and Exposition, ECCE 2012, Raleigh, NC, United States, 15/09/12 - 20/09/12 pp. 298-301. https://doi.org/10.1109/ECCE.2012.6342809

Variable sampling slope (VSS) and no-deadtime ramp generator (NDRG) techniques for closed-loop interleaving power factor correction (PFC) design with suppression of current mismatch. / Chen, Chun Yen; Peng, Ruei Hong; Tsai, Jen Chieh et al.
2012. 298-301 Paper presented at 4th Annual IEEE Energy Conversion Congress and Exposition, ECCE 2012, Raleigh, NC, United States.

Research output: Contribution to conference › Paper › peer-review

TY - CONF

T1 - Variable sampling slope (VSS) and no-deadtime ramp generator (NDRG) techniques for closed-loop interleaving power factor correction (PFC) design with suppression of current mismatch

AU - Chen, Chun Yen

AU - Peng, Ruei Hong

AU - Tsai, Jen Chieh

AU - Kang, Yu Chi

AU - Ni, Chia Lung

AU - Chen, Yi Ting

AU - Chen, Ke-Horng

AU - Wang, Shih Ming

AU - Lee, Ming Wei

AU - Luo, Hsin Yu

PY - 2012/12/17

Y1 - 2012/12/17

N2 - The proposed interleaving power factor correction (PFC) can effectively reduce the size of the AC-DC converter for portable electronics. Fully integrated variable sampling slope (VSS) technique can provide precise phase regulation under variable line voltage. Besides, the no-deadtime ramp generator (NDRG) records the previous status to modify the sequent on-time value to achieve current sharing for suppressing the total harmonic distortion (THD) and restraining the input current ripple, EMI filter, and the size of input inductor. Therefore, more power can be provided by the proposed interleaving PFC than that of single-phase PFC. Simultaneously, the drawback of the peak current twice than the average current in the Boundary control mode (BCM) can be greatly reduced. The test circuit fabricated in the TSMC 0.5μm 800V UHV process shows the highly integrated interleaving PFC can deliver high power of 180W with improved phase regulation precision.

AB - The proposed interleaving power factor correction (PFC) can effectively reduce the size of the AC-DC converter for portable electronics. Fully integrated variable sampling slope (VSS) technique can provide precise phase regulation under variable line voltage. Besides, the no-deadtime ramp generator (NDRG) records the previous status to modify the sequent on-time value to achieve current sharing for suppressing the total harmonic distortion (THD) and restraining the input current ripple, EMI filter, and the size of input inductor. Therefore, more power can be provided by the proposed interleaving PFC than that of single-phase PFC. Simultaneously, the drawback of the peak current twice than the average current in the Boundary control mode (BCM) can be greatly reduced. The test circuit fabricated in the TSMC 0.5μm 800V UHV process shows the highly integrated interleaving PFC can deliver high power of 180W with improved phase regulation precision.

KW - boundary control mode (BCM)

KW - interleaving

KW - no-deadtime ramp generator (NDRG)

KW - power factor correction (PFC)

KW - variable sampling slope (VSS)

UR - http://www.scopus.com/inward/record.url?scp=84870906911&partnerID=8YFLogxK

U2 - 10.1109/ECCE.2012.6342809

DO - 10.1109/ECCE.2012.6342809

M3 - Paper

AN - SCOPUS:84870906911

SP - 298

EP - 301

T2 - 4th Annual IEEE Energy Conversion Congress and Exposition, ECCE 2012

Y2 - 15 September 2012 through 20 September 2012

ER -

Chen CY, Peng RH, Tsai JC, Kang YC, Ni CL, Chen YT et al.. Variable sampling slope (VSS) and no-deadtime ramp generator (NDRG) techniques for closed-loop interleaving power factor correction (PFC) design with suppression of current mismatch. 2012. Paper presented at 4th Annual IEEE Energy Conversion Congress and Exposition, ECCE 2012, Raleigh, NC, United States. doi: 10.1109/ECCE.2012.6342809

Variable sampling slope (VSS) and no-deadtime ramp generator (NDRG) techniques for closed-loop interleaving power factor correction (PFC) design with suppression of current mismatch

Abstract

Conference

Keywords

Access to Document

Other files and links

Fingerprint

Cite this