Abstract
The physical mechanism of transient-induced latchup (TLU) in CMOS ICs has been clearly characterized by device simulation and experimental verification in time domain perspective. An underdamped sine-wave-like voltage has been clarified as the real TLU-triggering stimulus under system-level electrostatic discharge (ESD) test. The specific "sweep-back" current caused by the minority carriers stored within the pnpn structure of CMOS ICs has been qualitatively proved to be the major cause of TLU.
Original language | English |
---|---|
Pages (from-to) | 937-940 |
Number of pages | 4 |
Journal | Technical Digest - International Electron Devices Meeting, IEDM |
DOIs | |
State | Published - 1 Dec 2004 |
Event | IEEE International Electron Devices Meeting, 2004 IEDM - San Francisco, CA, United States Duration: 13 Dec 2004 → 15 Dec 2004 |