Transient-induced latchup in CMOS ICs under electrical fast-transient test

Cheng Cheng Yen; Ming-Dou Ker; Tung Yang Chen

doi:10.1109/TDMR.2009.2015938

Transient-induced latchup in CMOS ICs under electrical fast-transient test

Cheng Cheng Yen^*, Ming-Dou Ker, Tung Yang Chen

^*Corresponding author for this work

Research output: Contribution to journal › Article › peer-review

18 Scopus citations

Abstract

The occurrence of transient-induced latchup (TLU) in CMOS integrated circuits (ICs) under electrical fast-transient (EFT) tests is studied. The test chip with the parasitic silicon-controlled-rectifier (SCR) structure fabricated by a 0.18-μ m CMOS process was used in EFT tests. For physical mechanism characterization, the specific swept-back current caused by the minority carriers stored within the parasitic PNPN structure of CMOS ICs is the major cause of TLU under EFT tests. Different types of board-level noise filter networks are evaluated to find their effectiveness for improving the immunity of CMOS ICs against TLU under EFT tests. By choosing the proper components in each noise filter network, the TLU immunity of CMOS ICs against EFT tests can be greatly improved.

Original language	English
Article number	4799110
Pages (from-to)	255-264
Number of pages	10
Journal	IEEE Transactions on Device and Materials Reliability
Volume	9
Issue number	2
DOIs	https://doi.org/10.1109/TDMR.2009.2015938
State	Published - Jun 2009

Keywords

Board-level noise filter
Electrical fast transient (EFT)
Latchup
Silicon-controlled rectifier (SCR)
Transient-induced latchup (TLU)

Access to Document

10.1109/TDMR.2009.2015938

Cite this

@article{08e6d913ffba405fba416715f9a4a188,

title = "Transient-induced latchup in CMOS ICs under electrical fast-transient test",

abstract = "The occurrence of transient-induced latchup (TLU) in CMOS integrated circuits (ICs) under electrical fast-transient (EFT) tests is studied. The test chip with the parasitic silicon-controlled-rectifier (SCR) structure fabricated by a 0.18-μ m CMOS process was used in EFT tests. For physical mechanism characterization, the specific swept-back current caused by the minority carriers stored within the parasitic PNPN structure of CMOS ICs is the major cause of TLU under EFT tests. Different types of board-level noise filter networks are evaluated to find their effectiveness for improving the immunity of CMOS ICs against TLU under EFT tests. By choosing the proper components in each noise filter network, the TLU immunity of CMOS ICs against EFT tests can be greatly improved.",

keywords = "Board-level noise filter, Electrical fast transient (EFT), Latchup, Silicon-controlled rectifier (SCR), Transient-induced latchup (TLU)",

author = "Yen, {Cheng Cheng} and Ming-Dou Ker and Chen, {Tung Yang}",

year = "2009",

month = jun,

doi = "10.1109/TDMR.2009.2015938",

language = "English",

volume = "9",

pages = "255--264",

journal = "IEEE Transactions on Device and Materials Reliability",

issn = "1530-4388",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "2",

}

TY - JOUR

T1 - Transient-induced latchup in CMOS ICs under electrical fast-transient test

AU - Yen, Cheng Cheng

AU - Ker, Ming-Dou

AU - Chen, Tung Yang

PY - 2009/6

Y1 - 2009/6

N2 - The occurrence of transient-induced latchup (TLU) in CMOS integrated circuits (ICs) under electrical fast-transient (EFT) tests is studied. The test chip with the parasitic silicon-controlled-rectifier (SCR) structure fabricated by a 0.18-μ m CMOS process was used in EFT tests. For physical mechanism characterization, the specific swept-back current caused by the minority carriers stored within the parasitic PNPN structure of CMOS ICs is the major cause of TLU under EFT tests. Different types of board-level noise filter networks are evaluated to find their effectiveness for improving the immunity of CMOS ICs against TLU under EFT tests. By choosing the proper components in each noise filter network, the TLU immunity of CMOS ICs against EFT tests can be greatly improved.

AB - The occurrence of transient-induced latchup (TLU) in CMOS integrated circuits (ICs) under electrical fast-transient (EFT) tests is studied. The test chip with the parasitic silicon-controlled-rectifier (SCR) structure fabricated by a 0.18-μ m CMOS process was used in EFT tests. For physical mechanism characterization, the specific swept-back current caused by the minority carriers stored within the parasitic PNPN structure of CMOS ICs is the major cause of TLU under EFT tests. Different types of board-level noise filter networks are evaluated to find their effectiveness for improving the immunity of CMOS ICs against TLU under EFT tests. By choosing the proper components in each noise filter network, the TLU immunity of CMOS ICs against EFT tests can be greatly improved.

KW - Board-level noise filter

KW - Electrical fast transient (EFT)

KW - Latchup

KW - Silicon-controlled rectifier (SCR)

KW - Transient-induced latchup (TLU)

UR - http://www.scopus.com/inward/record.url?scp=67650324426&partnerID=8YFLogxK

U2 - 10.1109/TDMR.2009.2015938

DO - 10.1109/TDMR.2009.2015938

M3 - Article

AN - SCOPUS:67650324426

SN - 1530-4388

VL - 9

SP - 255

EP - 264

JO - IEEE Transactions on Device and Materials Reliability

JF - IEEE Transactions on Device and Materials Reliability

IS - 2

M1 - 4799110

ER -

Transient-induced latchup in CMOS ICs under electrical fast-transient test

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this