Throughput-a ware floorplanning via dynamic optimization on performancecritical loops

Juinn-Dar Huang*, Ya Shih Huang, Liya Wang, Geeng Wei Lee

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

1 Scopus citations


With the advance of semiconductor manufacturing process technology, wire delay is gradually dominating system performance and becoming one of the most critical design issues. In this paper, we first show how interconnect latency incurred by wire delay degrades system throughput and re-examine several existing floorplanning strategies targeting this particular issue. Then we present a new throughput-aware floorplanner taking both quality and stability into account. It simultaneously optimizes a dynamic set of most performance-critical loops in a system to stably produce promising solutions. The experimental results demonstrate that our approach can double or even triple the system throughput in certain cases as compared with the prior arts.

Original languageEnglish
Pages (from-to)33-42
Number of pages10
JournalInternational Journal of Electrical Engineering
Issue number1
StatePublished - 1 Feb 2010


  • Floorplanning
  • Multicycle communication
  • Throughput optimization


Dive into the research topics of 'Throughput-a ware floorplanning via dynamic optimization on performancecritical loops'. Together they form a unique fingerprint.

Cite this