The Impact of Nano CMOS Device Scaling on High Frequency Performance and Optimization Principle for fMAXBoost

Adhi Cahyo Wijaya, Jinq Min Lin, Jyh Chyurn Guo

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

In this paper, the impact of nano CMOS technology scaling on the high frequency performance aimed at super-350 GHz fT and fMAX has been investigated. An extensive comparison of multi-finger (MF) nMOSFETs designed and fabricated in 90-nm and 40-nm technologies indicate 71∼128% boost of fT but only 11∼49% increase of fMAX in three MF nMOSFETs when scaling from 90-nm to 40-nm technologies. The undesired increase of gate impedance and output conductance caused by device scaling appear as the root causes, which limit the enhancement of fMAX. This important finding provides a useful guideline for the simultaneous boost and optimization of fT and fMAX aimed at mm-Wave and sub-THz CMOS circuits design.

Original languageEnglish
Title of host publication2023 International VLSI Symposium on Technology, Systems and Applications, VLSI-TSA/VLSI-DAT 2023 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9798350334166
DOIs
StatePublished - 2023
Event2023 International VLSI Symposium on Technology, Systems and Applications, VLSI-TSA/VLSI-DAT 2023 - Hsinchu, Taiwan
Duration: 17 Apr 202320 Apr 2023

Publication series

Name2023 International VLSI Symposium on Technology, Systems and Applications, VLSI-TSA/VLSI-DAT 2023 - Proceedings

Conference

Conference2023 International VLSI Symposium on Technology, Systems and Applications, VLSI-TSA/VLSI-DAT 2023
Country/TerritoryTaiwan
CityHsinchu
Period17/04/2320/04/23

Fingerprint

Dive into the research topics of 'The Impact of Nano CMOS Device Scaling on High Frequency Performance and Optimization Principle for fMAXBoost'. Together they form a unique fingerprint.

Cite this