Abstract
In this paper, asymmetrical Write-assist cell virtual ground biasing scheme and positive feedback sensing keeper schemes are proposed to improve the read static noise margin (RSNM), write margin (WM), and operation speed of a single-ended read/write 8 T SRAM cell. A 4 Kbit SRAM test chip is implemented in 90 nm CMOS technology. The test chip measurement results show that at 0.2 V VDD, an operation frequency of 6.0 MHz can be achieved with power consumption of 10.4 μW.
Original language | English |
---|---|
Article number | 5634142 |
Pages (from-to) | 3039-3047 |
Number of pages | 9 |
Journal | IEEE Transactions on Circuits and Systems I: Regular Papers |
Volume | 57 |
Issue number | 12 |
DOIs | |
State | Published - 2010 |
Keywords
- Low power
- low voltage
- single-ended SRAM