Abstract
In this paper we numerically examine the electrical characteristics of surrounding-gate strained silicon nanowire field effect transistors (FETs) by changing the radius (RSiGe) of silicon-germanium (SiGe) wire. Due to the higher electron mobility, the n-type FETs with strained silicon channel films do enhance driving capability (∼8% increment on the drain current) in comparison with the pure Si one. The leakage current and transfer characteristics, the threshold-voltage (Vt), the drain induced barrier height lowering (DIBL), and the gate capacitance (CG) are estimated with respect to different gate length (LG), gate bias (VG), and RSiGe. For short channel effects, such as Vt roll-off and DIBL, the surrounding-gate strained silicon nanowire FET sustains similar characteristics with the pure Si one.
Original language | English |
---|---|
Pages (from-to) | 251-255 |
Number of pages | 5 |
Journal | Journal of Computational Electronics |
Volume | 3 |
Issue number | 3-4 |
DOIs | |
State | Published - Oct 2004 |
Keywords
- Drain induced barrier height lowering
- Gate capacitance
- Nanowire FET
- Simulation
- Strained silicon
- Surrounding-gate
- Threshold-voltage roll-off