Scalable Multi-DSP Architecture with Clock Adaptation for IoT Access Point

Kuan Chieh Chao, Terng-Yin Hsu

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

Internet of Things (IoT) operators face challenges in the diverse communication standards and the large number of connected devices when deploying IoT systems. In view of this, we propose a scalable multi-DSP IoT access point (AP). We use DSP and software algorithms to achieve a flexible AP. In addition, we add a clock adaptation module that accelerates the processing efficiency of each hardware accelerator. We present performance results for LTE.

Original languageAmerican English
Title of host publicationProceedings - 2019 International SoC Design Conference, ISOCC 2019
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages75-76
Number of pages2
ISBN (Electronic)9781728124780
DOIs
StatePublished - Oct 2019
Event16th International System-on-Chip Design Conference, ISOCC 2019 - Jeju, Korea, Republic of
Duration: 6 Oct 20199 Oct 2019

Publication series

NameProceedings - 2019 International SoC Design Conference, ISOCC 2019

Conference

Conference16th International System-on-Chip Design Conference, ISOCC 2019
Country/TerritoryKorea, Republic of
CityJeju
Period6/10/199/10/19

Keywords

  • digital signal processor (DSP)
  • Internet of Things (IoT)
  • multi-core architecure

Fingerprint

Dive into the research topics of 'Scalable Multi-DSP Architecture with Clock Adaptation for IoT Access Point'. Together they form a unique fingerprint.

Cite this