Reconfigurable Database Processor for Query Acceleration on FPGA

Bo En Chen; Bo Yen Lin; Bo Cheng Lai

doi:10.1109/VLSI-DAT52063.2021.9427326

Reconfigurable Database Processor for Query Acceleration on FPGA

Bo En Chen, Bo Yen Lin, Bo Cheng Lai

Institute of Electronics

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

FPGA (Field Programmable Gate Array) has been adopted as an efficient acceleration platform to support high throughput queries to big database. This paper proposes a Reconfigurable Database Processor (RDP) to enable end-to-end query processing. The engines can be reconfigured to support different design parameters. The data processing modules are allocated into stages, and composed to generate the accelerator structure for queries. We further proposed a systematic flow to adapt the design of RDP to the requirements of different queries. The experiments on TPC-DS have shown that RDP attains 56.5% higher throughput over the conventional solution on CPU. When compared with the previous FPGA designs, RDP shows 23.8% advantage on the overall performance while saving 13.6% FPGA resources.

Original language	English
Title of host publication	2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021 - Proceedings
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9781665419154
DOIs	https://doi.org/10.1109/VLSI-DAT52063.2021.9427326
State	Published - 19 Apr 2021
Event	2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021 - Hsinchu, Taiwan Duration: 19 Apr 2021 → 22 Apr 2021

Publication series

Name	2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021 - Proceedings

Conference

Conference	2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021
Country/Territory	Taiwan
City	Hsinchu
Period	19/04/21 → 22/04/21

Access to Document

10.1109/VLSI-DAT52063.2021.9427326

Cite this

Chen, B. E., Lin, B. Y., & Lai, B. C. (2021). Reconfigurable Database Processor for Query Acceleration on FPGA. In 2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021 - Proceedings [9427326] (2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021 - Proceedings). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/VLSI-DAT52063.2021.9427326

@inproceedings{4ad408aff0814a588f1e1c3b406c63fd,

title = "Reconfigurable Database Processor for Query Acceleration on FPGA",

abstract = "FPGA (Field Programmable Gate Array) has been adopted as an efficient acceleration platform to support high throughput queries to big database. This paper proposes a Reconfigurable Database Processor (RDP) to enable end-to-end query processing. The engines can be reconfigured to support different design parameters. The data processing modules are allocated into stages, and composed to generate the accelerator structure for queries. We further proposed a systematic flow to adapt the design of RDP to the requirements of different queries. The experiments on TPC-DS have shown that RDP attains 56.5% higher throughput over the conventional solution on CPU. When compared with the previous FPGA designs, RDP shows 23.8% advantage on the overall performance while saving 13.6% FPGA resources. ",

author = "Chen, {Bo En} and Lin, {Bo Yen} and Lai, {Bo Cheng}",

note = "Publisher Copyright: {\textcopyright} 2021 IEEE.; null ; Conference date: 19-04-2021 Through 22-04-2021",

year = "2021",

month = apr,

day = "19",

doi = "10.1109/VLSI-DAT52063.2021.9427326",

language = "English",

series = "2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021 - Proceedings",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021 - Proceedings",

address = "United States",

}

Chen, BE, Lin, BY & Lai, BC 2021, Reconfigurable Database Processor for Query Acceleration on FPGA. in 2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021 - Proceedings., 9427326, 2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021 - Proceedings, Institute of Electrical and Electronics Engineers Inc., 2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021, Hsinchu, Taiwan, 19/04/21. https://doi.org/10.1109/VLSI-DAT52063.2021.9427326

Reconfigurable Database Processor for Query Acceleration on FPGA. / Chen, Bo En; Lin, Bo Yen; Lai, Bo Cheng.

2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2021. 9427326 (2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021 - Proceedings).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Reconfigurable Database Processor for Query Acceleration on FPGA

AU - Chen, Bo En

AU - Lin, Bo Yen

AU - Lai, Bo Cheng

PY - 2021/4/19

Y1 - 2021/4/19

N2 - FPGA (Field Programmable Gate Array) has been adopted as an efficient acceleration platform to support high throughput queries to big database. This paper proposes a Reconfigurable Database Processor (RDP) to enable end-to-end query processing. The engines can be reconfigured to support different design parameters. The data processing modules are allocated into stages, and composed to generate the accelerator structure for queries. We further proposed a systematic flow to adapt the design of RDP to the requirements of different queries. The experiments on TPC-DS have shown that RDP attains 56.5% higher throughput over the conventional solution on CPU. When compared with the previous FPGA designs, RDP shows 23.8% advantage on the overall performance while saving 13.6% FPGA resources.

AB - FPGA (Field Programmable Gate Array) has been adopted as an efficient acceleration platform to support high throughput queries to big database. This paper proposes a Reconfigurable Database Processor (RDP) to enable end-to-end query processing. The engines can be reconfigured to support different design parameters. The data processing modules are allocated into stages, and composed to generate the accelerator structure for queries. We further proposed a systematic flow to adapt the design of RDP to the requirements of different queries. The experiments on TPC-DS have shown that RDP attains 56.5% higher throughput over the conventional solution on CPU. When compared with the previous FPGA designs, RDP shows 23.8% advantage on the overall performance while saving 13.6% FPGA resources.

UR - http://www.scopus.com/inward/record.url?scp=85106579311&partnerID=8YFLogxK

U2 - 10.1109/VLSI-DAT52063.2021.9427326

DO - 10.1109/VLSI-DAT52063.2021.9427326

M3 - Conference contribution

AN - SCOPUS:85106579311

T3 - 2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021 - Proceedings

BT - 2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021 - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

Y2 - 19 April 2021 through 22 April 2021

ER -

Chen BE, Lin BY, Lai BC. Reconfigurable Database Processor for Query Acceleration on FPGA. In 2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021 - Proceedings. Institute of Electrical and Electronics Engineers Inc. 2021. 9427326. (2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021 - Proceedings). doi: 10.1109/VLSI-DAT52063.2021.9427326

Reconfigurable Database Processor for Query Acceleration on FPGA

Abstract

Publication series

Conference

Access to Document

Other files and links

Fingerprint

Cite this