Random telegraph noise in flash memories - Model and technology scaling

Koichi Fukuda*, Yuui Shimizu, Kazumi Amemiya, Masahiro Kamoshida, Chen-Ming Hu

*Corresponding author for this work

Research output: Contribution to journalConference articlepeer-review

124 Scopus citations

Abstract

This paper presents the first statistical model of Vt fluctuation (ΔVtcell) in a floating-gate flash memory due to random telegraph noise. It considers current-path percolation, which generates a large-amplitude-noise tail, caused by dopant induced surface potential non-uniformity. It concludes that the impact of scaling is weaker than the widely-accepted 1/LeffWeff trend. 3-σ ΔVt cell is estimated to increase by 1.8x rather than >10x from 90nm to 20nm technology nodes.

Original languageEnglish
Article number4418893
Pages (from-to)169-172
Number of pages4
JournalTechnical Digest - International Electron Devices Meeting, IEDM
DOIs
StatePublished - 1 Dec 2007
Event2007 IEEE International Electron Devices Meeting, IEDM - Washington, DC, United States
Duration: 10 Dec 200712 Dec 2007

Fingerprint

Dive into the research topics of 'Random telegraph noise in flash memories - Model and technology scaling'. Together they form a unique fingerprint.

Cite this