Performance-driven analog placement considering monotonic current paths

Po Hsun Wu*, Po-Hung Lin, Yang Ru Chen, Bing Shiun Chou, Tung Chieh Chen, Tsung Yi Ho, Bin Da Liu

*Corresponding author for this work

Research output: Contribution to journalConference articlepeer-review

20 Scopus citations


Although modern analog placement algorithms aimed to minimize area and wirelength while satisfying symmetry, proximity, and other placement constraints, the generated layout does not reflect the circuit performance very well because of the routing-induced parasitics on the critical current/signal paths. This paper introduces the current-path constraints in analog placement, demonstrates their impact on circuit performance, and derives new problem formulation and algorithms to find placement solutions with monotonic current paths. Experimental results show that the proposed formulation and algorithms can generate compact layouts resulting in the even better circuit performance after performing post-layout simulation.

Original languageEnglish
Article number6386735
Pages (from-to)613-619
Number of pages7
JournalIEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD
StatePublished - 1 Dec 2012
Event2012 30th IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2012 - San Jose, CA, United States
Duration: 5 Nov 20128 Nov 2012


Dive into the research topics of 'Performance-driven analog placement considering monotonic current paths'. Together they form a unique fingerprint.

Cite this