On-panel design technique of threshold voltage compensation for output buffer in LTPS technology

Ming-Dou Ker; Chih Kang Deng; Ju Lin Huang

doi:10.1889/1.2036426

On-panel design technique of threshold voltage compensation for output buffer in LTPS technology

Ming-Dou Ker^*, Chih Kang Deng, Ju Lin Huang

^*Corresponding author for this work

Research output: Contribution to journal › Conference article › peer-review

8 Scopus citations

Abstract

A class-B output buffer with threshold voltage (V_TH) compensation for the data driver circuit fabricated on liquid crystal display (LCD) panel in low temperature polysilicon (LTPS) technology is proposed. This output buffer can be operated at 50-kHz operation frequency with a 2-to-8 V output swing for extended graphic array (XGA) application. By employing the design technique of threshold voltage compensation, the offset voltage (V _OS) of the class-B output buffer under 2-to-8 V input signal can be controlled within ± 100 mV for a high resolution and quality applications in LCD panel.

Original language	English
Article number	P-17
Pages (from-to)	288-291
Number of pages	4
Journal	Digest of Technical Papers - SID International Symposium
Volume	36
Issue number	1
DOIs	https://doi.org/10.1889/1.2036426
State	Published - 1 Dec 2005
Event	SID Symposium Digest of Technical Papers - Boston, MA, United States Duration: 29 Jul 2004 → 29 Jul 2004

Access to Document

10.1889/1.2036426

Cite this

@article{e09e4efa4c7d4b2bb7088ec7e146e09f,

title = "On-panel design technique of threshold voltage compensation for output buffer in LTPS technology",

abstract = "A class-B output buffer with threshold voltage (VTH) compensation for the data driver circuit fabricated on liquid crystal display (LCD) panel in low temperature polysilicon (LTPS) technology is proposed. This output buffer can be operated at 50-kHz operation frequency with a 2-to-8 V output swing for extended graphic array (XGA) application. By employing the design technique of threshold voltage compensation, the offset voltage (V OS) of the class-B output buffer under 2-to-8 V input signal can be controlled within ± 100 mV for a high resolution and quality applications in LCD panel.",

author = "Ming-Dou Ker and Deng, {Chih Kang} and Huang, {Ju Lin}",

year = "2005",

month = dec,

day = "1",

doi = "10.1889/1.2036426",

language = "English",

volume = "36",

pages = "288--291",

journal = "Digest of Technical Papers - SID International Symposium",

issn = "0097-966X",

number = "1",

note = "SID Symposium Digest of Technical Papers ; Conference date: 29-07-2004 Through 29-07-2004",

}

TY - JOUR

T1 - On-panel design technique of threshold voltage compensation for output buffer in LTPS technology

AU - Ker, Ming-Dou

AU - Deng, Chih Kang

AU - Huang, Ju Lin

PY - 2005/12/1

Y1 - 2005/12/1

N2 - A class-B output buffer with threshold voltage (VTH) compensation for the data driver circuit fabricated on liquid crystal display (LCD) panel in low temperature polysilicon (LTPS) technology is proposed. This output buffer can be operated at 50-kHz operation frequency with a 2-to-8 V output swing for extended graphic array (XGA) application. By employing the design technique of threshold voltage compensation, the offset voltage (V OS) of the class-B output buffer under 2-to-8 V input signal can be controlled within ± 100 mV for a high resolution and quality applications in LCD panel.

AB - A class-B output buffer with threshold voltage (VTH) compensation for the data driver circuit fabricated on liquid crystal display (LCD) panel in low temperature polysilicon (LTPS) technology is proposed. This output buffer can be operated at 50-kHz operation frequency with a 2-to-8 V output swing for extended graphic array (XGA) application. By employing the design technique of threshold voltage compensation, the offset voltage (V OS) of the class-B output buffer under 2-to-8 V input signal can be controlled within ± 100 mV for a high resolution and quality applications in LCD panel.

UR - http://www.scopus.com/inward/record.url?scp=32144454892&partnerID=8YFLogxK

U2 - 10.1889/1.2036426

DO - 10.1889/1.2036426

M3 - Conference article

AN - SCOPUS:32144454892

SN - 0097-966X

VL - 36

SP - 288

EP - 291

JO - Digest of Technical Papers - SID International Symposium

JF - Digest of Technical Papers - SID International Symposium

IS - 1

M1 - P-17

T2 - SID Symposium Digest of Technical Papers

Y2 - 29 July 2004 through 29 July 2004

ER -

On-panel design technique of threshold voltage compensation for output buffer in LTPS technology

Abstract

Access to Document

Other files and links

Fingerprint

Cite this