New layout design for submicron CMOS output transistors to improve driving capability and ESD robustness in per unit layout area

Ming-Dou Ker*, Tung Yang Chen, Chung-Yu Wu

*Corresponding author for this work

Research output: Contribution to conferencePaperpeer-review

1 Scopus citations

Fingerprint

Dive into the research topics of 'New layout design for submicron CMOS output transistors to improve driving capability and ESD robustness in per unit layout area'. Together they form a unique fingerprint.

Engineering & Materials Science