New ballasting layout schemes to improve ESD robustness of I/O buffers in fully silicided CMOS process

Ming-Dou Ker*, Wen Yi Chen, Wuu Trong Shieh, I. Ju Wei

*Corresponding author for this work

    Research output: Contribution to journal › Article › peer-review

    8 Scopus citations

    Fingerprint

    Dive into the research topics of 'New ballasting layout schemes to improve ESD robustness of I/O buffers in fully silicided CMOS process'. Together they form a unique fingerprint.

    Engineering & Materials Science

    Chemical Compounds