Minimizing clock latency range in robust clock tree synthesis

Wen Hao Liu*, Yih-Lang Li, Hui Chi Chen

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

21 Scopus citations

Fingerprint

Dive into the research topics of 'Minimizing clock latency range in robust clock tree synthesis'. Together they form a unique fingerprint.

Engineering & Materials Science