Low-power multirate architecture for if digital frequency down converter

Shyh-Jye Jou; Shou Yang Wu; Chorng Kuang Wang

doi:10.1109/82.735360

Low-power multirate architecture for if digital frequency down converter

Shyh-Jye Jou^*, Shou Yang Wu, Chorng Kuang Wang

^*Corresponding author for this work

Institute of Electronics

Research output: Contribution to journal › Article › peer-review

19 Scopus citations

Abstract

In this paper, a novel low-power multirate architecture for an IF digital frequency downconversion process is presented. The architecture design is the combination of 4-11 oversampling technique and multistage interpolated finite impulse response (IFIR) filter design based on multirate algorithm. It can have very low-power dissipation owing to its reduction in hardware complexity and operational freque.cy. The design example shows that it consumes only 24% power of direct implementation while occupying 26% less area.

Original language	English
Pages (from-to)	1487-1494
Number of pages	8
Journal	IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Volume	45
Issue number	11
DOIs	https://doi.org/10.1109/82.735360
State	Published - 1998

Keywords

Frequency down converter
Low power
Multirate architecture

Access to Document

10.1109/82.735360

Cite this

@article{60b7dc33191a49c0bddcab690608a581,

title = "Low-power multirate architecture for if digital frequency down converter",

abstract = "In this paper, a novel low-power multirate architecture for an IF digital frequency downconversion process is presented. The architecture design is the combination of 4-11 oversampling technique and multistage interpolated finite impulse response (IFIR) filter design based on multirate algorithm. It can have very low-power dissipation owing to its reduction in hardware complexity and operational freque.cy. The design example shows that it consumes only 24% power of direct implementation while occupying 26% less area.",

keywords = "Frequency down converter, Low power, Multirate architecture",

author = "Shyh-Jye Jou and Wu, {Shou Yang} and Wang, {Chorng Kuang}",

year = "1998",

doi = "10.1109/82.735360",

language = "English",

volume = "45",

pages = "1487--1494",

journal = "IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing",

issn = "1057-7130",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "11",

}

TY - JOUR

T1 - Low-power multirate architecture for if digital frequency down converter

AU - Jou, Shyh-Jye

AU - Wu, Shou Yang

AU - Wang, Chorng Kuang

PY - 1998

Y1 - 1998

N2 - In this paper, a novel low-power multirate architecture for an IF digital frequency downconversion process is presented. The architecture design is the combination of 4-11 oversampling technique and multistage interpolated finite impulse response (IFIR) filter design based on multirate algorithm. It can have very low-power dissipation owing to its reduction in hardware complexity and operational freque.cy. The design example shows that it consumes only 24% power of direct implementation while occupying 26% less area.

AB - In this paper, a novel low-power multirate architecture for an IF digital frequency downconversion process is presented. The architecture design is the combination of 4-11 oversampling technique and multistage interpolated finite impulse response (IFIR) filter design based on multirate algorithm. It can have very low-power dissipation owing to its reduction in hardware complexity and operational freque.cy. The design example shows that it consumes only 24% power of direct implementation while occupying 26% less area.

KW - Frequency down converter

KW - Low power

KW - Multirate architecture

UR - http://www.scopus.com/inward/record.url?scp=0032203717&partnerID=8YFLogxK

U2 - 10.1109/82.735360

DO - 10.1109/82.735360

M3 - Article

AN - SCOPUS:0032203717

SN - 1057-7130

VL - 45

SP - 1487

EP - 1494

JO - IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

JF - IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

IS - 11

ER -

Low-power multirate architecture for if digital frequency down converter

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this