Low power correlator of DSP core for communication system

Ya Lan Tsao; Jun Xian Teng; Maw Ching Lin; Shyh-Jye Jou

doi:10.1109/APCCAS.2004.1412731

Low power correlator of DSP core for communication system

Ya Lan Tsao^*, Jun Xian Teng, Maw Ching Lin, Shyh-Jye Jou

^*Corresponding author for this work

Research output: Contribution to conference › Paper › peer-review

Abstract

Correlator is the most demanded block in communication systems. In this paper, low power correlator block is implemented into an embedded DSP core as a special block. This special block of correlator can employ data bus bandwidth of DSP efficiently. The design results show that it use only 3235 gate counts and can reduce the correlation operations from 20 instructions (without correlator) to only 4 instructions.

Original language	English
Pages	217-220
Number of pages	4
DOIs	https://doi.org/10.1109/APCCAS.2004.1412731
State	Published - Dec 2004
Event	2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology - Tainan, Taiwan Duration: 6 Dec 2004 → 9 Dec 2004

Conference

Conference	2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology
Country/Territory	Taiwan
City	Tainan
Period	6/12/04 → 9/12/04

Access to Document

10.1109/APCCAS.2004.1412731

Cite this

@conference{1a34b99bf8044271bb2120e64a1faf2d,

title = "Low power correlator of DSP core for communication system",

abstract = "Correlator is the most demanded block in communication systems. In this paper, low power correlator block is implemented into an embedded DSP core as a special block. This special block of correlator can employ data bus bandwidth of DSP efficiently. The design results show that it use only 3235 gate counts and can reduce the correlation operations from 20 instructions (without correlator) to only 4 instructions.",

author = "Tsao, {Ya Lan} and Teng, {Jun Xian} and Lin, {Maw Ching} and Shyh-Jye Jou",

year = "2004",

month = dec,

doi = "10.1109/APCCAS.2004.1412731",

language = "English",

pages = "217--220",

note = "2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology ; Conference date: 06-12-2004 Through 09-12-2004",

}

TY - CONF

T1 - Low power correlator of DSP core for communication system

AU - Tsao, Ya Lan

AU - Teng, Jun Xian

AU - Lin, Maw Ching

AU - Jou, Shyh-Jye

PY - 2004/12

Y1 - 2004/12

N2 - Correlator is the most demanded block in communication systems. In this paper, low power correlator block is implemented into an embedded DSP core as a special block. This special block of correlator can employ data bus bandwidth of DSP efficiently. The design results show that it use only 3235 gate counts and can reduce the correlation operations from 20 instructions (without correlator) to only 4 instructions.

AB - Correlator is the most demanded block in communication systems. In this paper, low power correlator block is implemented into an embedded DSP core as a special block. This special block of correlator can employ data bus bandwidth of DSP efficiently. The design results show that it use only 3235 gate counts and can reduce the correlation operations from 20 instructions (without correlator) to only 4 instructions.

UR - http://www.scopus.com/inward/record.url?scp=13444256366&partnerID=8YFLogxK

U2 - 10.1109/APCCAS.2004.1412731

DO - 10.1109/APCCAS.2004.1412731

M3 - Paper

AN - SCOPUS:13444256366

SP - 217

EP - 220

T2 - 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology

Y2 - 6 December 2004 through 9 December 2004

ER -

Low power correlator of DSP core for communication system

Abstract

Conference

Access to Document

Other files and links

Fingerprint

Cite this