Low power CMOS wideband receiver design

Chao Chun Sung; Mei Fen Chou; Chang Ching Wu; Che Sheng Chen; Kuei-Ann Wen; Chun Yen Chang

doi:10.1109/ICM.2004.1434269

Low power CMOS wideband receiver design

Chao Chun Sung^*, Mei Fen Chou, Chang Ching Wu, Che Sheng Chen, Kuei-Ann Wen, Chun Yen Chang

^*Corresponding author for this work

Research output: Contribution to conference › Paper › peer-review

10 Scopus citations

Abstract

A low power CMOS receiver for ultra-wideband (UWB) wireless applications is presented. The low-noise amplifier (LNA) building block employing stagger tuning technique consists of two common-source stages with different resonance frequencies to achieve low power consumption and wide operating bandwidth. In addition, the variable gain amplifier (VGA) follows the passive mixer employs a novel wide-range pseudo-exponential circuit topology. This work was implemented in 0.18-μm CMOS process exhibits 280-MHz bandwidth and draws 27.4 mA on average from a 1.8-V supply. The receiver has a minimum noise figure of 2.6 dB, and maximum IIP3 of -33 dBm across the UWB group 1 bands.

Original language	English
Pages	287-290
Number of pages	4
DOIs	https://doi.org/10.1109/ICM.2004.1434269
State	Published - Dec 2004
Event	16th International Conference on Microelectronics, ICM 2004 - Tunis, Tunisia Duration: 6 Dec 2004 → 8 Dec 2004

Conference

Conference	16th International Conference on Microelectronics, ICM 2004
Country/Territory	Tunisia
City	Tunis
Period	6/12/04 → 8/12/04

Access to Document

10.1109/ICM.2004.1434269

Cite this

@conference{8be070ffb4f84b409658c9688fc9afc5,

title = "Low power CMOS wideband receiver design",

abstract = "A low power CMOS receiver for ultra-wideband (UWB) wireless applications is presented. The low-noise amplifier (LNA) building block employing stagger tuning technique consists of two common-source stages with different resonance frequencies to achieve low power consumption and wide operating bandwidth. In addition, the variable gain amplifier (VGA) follows the passive mixer employs a novel wide-range pseudo-exponential circuit topology. This work was implemented in 0.18-μm CMOS process exhibits 280-MHz bandwidth and draws 27.4 mA on average from a 1.8-V supply. The receiver has a minimum noise figure of 2.6 dB, and maximum IIP3 of -33 dBm across the UWB group 1 bands.",

author = "Sung, {Chao Chun} and Chou, {Mei Fen} and Wu, {Chang Ching} and Chen, {Che Sheng} and Kuei-Ann Wen and Chang, {Chun Yen}",

year = "2004",

month = dec,

doi = "10.1109/ICM.2004.1434269",

language = "English",

pages = "287--290",

note = "null ; Conference date: 06-12-2004 Through 08-12-2004",

}

TY - CONF

T1 - Low power CMOS wideband receiver design

AU - Sung, Chao Chun

AU - Chou, Mei Fen

AU - Wu, Chang Ching

AU - Chen, Che Sheng

AU - Wen, Kuei-Ann

AU - Chang, Chun Yen

PY - 2004/12

Y1 - 2004/12

N2 - A low power CMOS receiver for ultra-wideband (UWB) wireless applications is presented. The low-noise amplifier (LNA) building block employing stagger tuning technique consists of two common-source stages with different resonance frequencies to achieve low power consumption and wide operating bandwidth. In addition, the variable gain amplifier (VGA) follows the passive mixer employs a novel wide-range pseudo-exponential circuit topology. This work was implemented in 0.18-μm CMOS process exhibits 280-MHz bandwidth and draws 27.4 mA on average from a 1.8-V supply. The receiver has a minimum noise figure of 2.6 dB, and maximum IIP3 of -33 dBm across the UWB group 1 bands.

AB - A low power CMOS receiver for ultra-wideband (UWB) wireless applications is presented. The low-noise amplifier (LNA) building block employing stagger tuning technique consists of two common-source stages with different resonance frequencies to achieve low power consumption and wide operating bandwidth. In addition, the variable gain amplifier (VGA) follows the passive mixer employs a novel wide-range pseudo-exponential circuit topology. This work was implemented in 0.18-μm CMOS process exhibits 280-MHz bandwidth and draws 27.4 mA on average from a 1.8-V supply. The receiver has a minimum noise figure of 2.6 dB, and maximum IIP3 of -33 dBm across the UWB group 1 bands.

UR - http://www.scopus.com/inward/record.url?scp=21644478149&partnerID=8YFLogxK

U2 - 10.1109/ICM.2004.1434269

DO - 10.1109/ICM.2004.1434269

M3 - Paper

AN - SCOPUS:21644478149

SP - 287

EP - 290

Y2 - 6 December 2004 through 8 December 2004

ER -

Low power CMOS wideband receiver design

Abstract

Conference

Access to Document

Other files and links

Fingerprint

Cite this