Layout verification to improve ESD/latchup immunity of scaled-down CMOS cell libraries

Ming-Dou Ker*, Sue Mei Hsiao, Jiann Horng Lin

*Corresponding author for this work

Research output: Contribution to journalConference articlepeer-review

Fingerprint

Dive into the research topics of 'Layout verification to improve ESD/latchup immunity of scaled-down CMOS cell libraries'. Together they form a unique fingerprint.

Engineering & Materials Science