Fingerprint
Dive into the research topics of 'Layout verification for submicron CMOS cell libraries to improve ESD/latchup reliability'. Together they form a unique fingerprint.- Sort by
- Weight
- Alphabetically
Layout verification for submicron CMOS cell libraries to improve ESD/latchup reliability
Ming-Dou Ker*, Sue Mei Hsiao, Jiann Horng Lin
*Corresponding author for this work
Research output: Contribution to conference › Paper › peer-review