Layout design on multi-finger MOSFET for on-chip ESD protection circuits in a 0.18-μm salicided CMOS process

Ming-Dou Ker*, Che Hao Chuang, Wen Yu Lo

*Corresponding author for this work

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    18 Scopus citations

    Fingerprint

    Dive into the research topics of 'Layout design on multi-finger MOSFET for on-chip ESD protection circuits in a 0.18-μm salicided CMOS process'. Together they form a unique fingerprint.

    Keyphrases

    Engineering