Impact of gate tunneling leakage on performances of phase locked loop circuit in nanoscale CMOS technology

Jung Sheng Chen*, Ming-Dou Ker

*Corresponding author for this work

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    2 Scopus citations

    Fingerprint

    Dive into the research topics of 'Impact of gate tunneling leakage on performances of phase locked loop circuit in nanoscale CMOS technology'. Together they form a unique fingerprint.

    Engineering & Materials Science