Hardware nested loop with buffer of parameterized and embedded DSP core

Ya Lan Tsao*, Wei Hao Chen, Shyh-Jye Jou

*Corresponding author for this work

    Research output: Contribution to journalArticlepeer-review


    A hardware nested looping structure with an instruction buffer memory is proposed in this paper for a parameterized and embedded DSP core. An optional buffer memory for the loop instructions is used to save much of the memory access power consumption during the program memory fetching transaction. The size of the instruction buffer memory and the maximum nested loop depth are parameterized parameters. A design example shows that the hardware overhead for the nested hardware looping scheme is only 4% and saves 13% power consumption.

    Original languageEnglish
    Pages (from-to)357-364
    Number of pages8
    JournalInternational Journal of Electrical Engineering
    Issue number4
    StatePublished - Nov 2005


    • Buffer
    • DSP core
    • Hardware Nested loop


    Dive into the research topics of 'Hardware nested loop with buffer of parameterized and embedded DSP core'. Together they form a unique fingerprint.

    Cite this