Skip to main navigation Skip to search Skip to main content

Failure of on-chip power-rail ESD clamp circuits during system-level ESD test

  • Cheng Cheng Yen*
  • , Ming-Dou Ker
  • *Corresponding author for this work

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    14 Scopus citations

    Fingerprint

    Dive into the research topics of 'Failure of on-chip power-rail ESD clamp circuits during system-level ESD test'. Together they form a unique fingerprint.
    Sort by

    Keyphrases

    Engineering