Failure analysis of ESD damage in a high-voltage driver IC and the effective ESD protection solution [CMOS]

Ming-Dou Ker, Jeng Jie Peng, Hsin Chin Jiang

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    10 Scopus citations

    Abstract

    The internal damage issue caused by ESD stress was investigated through a real case of high-voltage driver IC with separated power pins. After the HBM ESD tests applied on silicon chips of the original design, failure analysis was done with the help of OM and SEM to find out the failure spots. The results of failure analysis show that the internal damages on the interface circuit of two circuit blocks are caused due to the absence of the VDD-to-VSS power-rail ESD cell and the ESD cell of connecting different ground lines. By using the proposed effective ESD protection solution, the HBM ESD robustness of the high-voltage driver IC product can be improved to greater than 2.0kV.

    Original languageEnglish
    Title of host publicationProceedings of the 9th International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA 2002
    EditorsWai Kin Chim, John Thong, Wilson Tan, Kheng Chooi Lee
    PublisherInstitute of Electrical and Electronics Engineers Inc.
    Pages84-89
    Number of pages6
    ISBN (Electronic)0780374169
    DOIs
    StatePublished - 1 Jan 2002
    Event9th International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA 2002 - Singapore, Singapore
    Duration: 12 Jul 2002 → …

    Publication series

    NameProceedings of the International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA
    Volume2002-January

    Conference

    Conference9th International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA 2002
    Country/TerritorySingapore
    CitySingapore
    Period12/07/02 → …

    Keywords

    • CMOS integrated circuits
    • Circuit testing
    • Driver circuits
    • Electrostatic discharge
    • Failure analysis
    • Internal stresses
    • Joining processes
    • Pins
    • Protection
    • Silicon

    Fingerprint

    Dive into the research topics of 'Failure analysis of ESD damage in a high-voltage driver IC and the effective ESD protection solution [CMOS]'. Together they form a unique fingerprint.

    Cite this