ESD protection for CMOS ASIC in noisy environments with high-current low-voltage triggering SCR devices

Ming-Dou Ker

doi:10.1109/ASIC.1997.617022

ESD protection for CMOS ASIC in noisy environments with high-current low-voltage triggering SCR devices

Ming-Dou Ker^*

^*Corresponding author for this work

Institute of Electronics

Research output: Contribution to journal › Conference article › peer-review

9 Scopus citations

Abstract

A practical solution has been proposed to safely apply the LVTSCR (low-voltage-trigger SCR) device for output ESD (electrostatic discharge) protection in the advanced submicron CMOS ASIC's without being accidentally triggered on in the noisy operating environments. By increasing the trigger current of the LVTSCR device up to 200 mA, a noise margin greater than VDD+12 V (VSS-12 V) against the accidental triggering due to the overshooting (undershooting) noise pulses has been practically confirmed by the experimental results. Due to remaining a lower trigger voltage, this solution can still provide effective ESD protection for output transistors but only occupies a small layout area.

Original language	English
Pages (from-to)	283-286
Number of pages	4
Journal	Proceedings of the Annual IEEE International ASIC Conference and Exhibit
DOIs	https://doi.org/10.1109/ASIC.1997.617022
State	Published - 1 Jan 1997
Event	Proceedings of the 1997 10th Annual IEEE International ASIC Conference and Exhibit - Portland, OR, USA Duration: 7 Sep 1997 → 10 Sep 1997

Access to Document

10.1109/ASIC.1997.617022

Cite this

@article{28db02b1ef0c43ffb01542e1b3d64c30,

title = "ESD protection for CMOS ASIC in noisy environments with high-current low-voltage triggering SCR devices",

abstract = "A practical solution has been proposed to safely apply the LVTSCR (low-voltage-trigger SCR) device for output ESD (electrostatic discharge) protection in the advanced submicron CMOS ASIC's without being accidentally triggered on in the noisy operating environments. By increasing the trigger current of the LVTSCR device up to 200 mA, a noise margin greater than VDD+12 V (VSS-12 V) against the accidental triggering due to the overshooting (undershooting) noise pulses has been practically confirmed by the experimental results. Due to remaining a lower trigger voltage, this solution can still provide effective ESD protection for output transistors but only occupies a small layout area.",

author = "Ming-Dou Ker",

year = "1997",

month = jan,

day = "1",

doi = "10.1109/ASIC.1997.617022",

language = "English",

pages = "283--286",

journal = "Proceedings of the Annual IEEE International ASIC Conference and Exhibit",

issn = "1063-0988",

note = "null ; Conference date: 07-09-1997 Through 10-09-1997",

}

TY - JOUR

T1 - ESD protection for CMOS ASIC in noisy environments with high-current low-voltage triggering SCR devices

AU - Ker, Ming-Dou

PY - 1997/1/1

Y1 - 1997/1/1

N2 - A practical solution has been proposed to safely apply the LVTSCR (low-voltage-trigger SCR) device for output ESD (electrostatic discharge) protection in the advanced submicron CMOS ASIC's without being accidentally triggered on in the noisy operating environments. By increasing the trigger current of the LVTSCR device up to 200 mA, a noise margin greater than VDD+12 V (VSS-12 V) against the accidental triggering due to the overshooting (undershooting) noise pulses has been practically confirmed by the experimental results. Due to remaining a lower trigger voltage, this solution can still provide effective ESD protection for output transistors but only occupies a small layout area.

AB - A practical solution has been proposed to safely apply the LVTSCR (low-voltage-trigger SCR) device for output ESD (electrostatic discharge) protection in the advanced submicron CMOS ASIC's without being accidentally triggered on in the noisy operating environments. By increasing the trigger current of the LVTSCR device up to 200 mA, a noise margin greater than VDD+12 V (VSS-12 V) against the accidental triggering due to the overshooting (undershooting) noise pulses has been practically confirmed by the experimental results. Due to remaining a lower trigger voltage, this solution can still provide effective ESD protection for output transistors but only occupies a small layout area.

UR - http://www.scopus.com/inward/record.url?scp=0030689966&partnerID=8YFLogxK

U2 - 10.1109/ASIC.1997.617022

DO - 10.1109/ASIC.1997.617022

M3 - Conference article

AN - SCOPUS:0030689966

SN - 1063-0988

SP - 283

EP - 286

JO - Proceedings of the Annual IEEE International ASIC Conference and Exhibit

JF - Proceedings of the Annual IEEE International ASIC Conference and Exhibit

Y2 - 7 September 1997 through 10 September 1997

ER -

ESD protection for CMOS ASIC in noisy environments with high-current low-voltage triggering SCR devices

Abstract

Access to Document

Other files and links

Fingerprint

Cite this