ESD buses for whole-chip ESD protection

Ming-Dou Ker*, Hun Hsien Chang, Tung Yang Chen

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

9 Scopus citations

Abstract

A novel whole-chip ESD (electrostatic discharge) protection design with multiple ESD buses has been proposed to solve the ESD protection issue in the CMOS IC which has more separated power pins. The ESD current in the CMOS IC is diverted into the ESD buses, therefore the ESD current is conducted by the ESD buses away from the internal circuits and quickly discharged through the ESD protection devices. By using the ESD buses, the CMOS IC with separated power pins can be safely protected against the ESD damages which is located in the internal circuits.

Original languageEnglish
Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
PublisherIEEE
Pages545-548
ISBN (Print)0780354729
DOIs
StatePublished - 1 Jan 1999
EventProceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99 - Orlando, FL, USA
Duration: 30 May 19992 Jun 1999

Publication series

NameProceedings - IEEE International Symposium on Circuits and Systems
Volume1
ISSN (Print)0271-4310

Conference

ConferenceProceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99
CityOrlando, FL, USA
Period30/05/992/06/99

Fingerprint

Dive into the research topics of 'ESD buses for whole-chip ESD protection'. Together they form a unique fingerprint.

Cite this