Dopant redistribution in dual gate W-polycide CMOS and its improvement by RTA

H. Hayashida*, Y. Toyoshima, Y. Suizu, K. Mitsuhashi, H. Iwai, K. Maeguchi

*Corresponding author for this work

Research output: Contribution to journalConference articlepeer-review

24 Scopus citations


Impurity redistribution and interdiffusion in the dual-gate (n+/P+ polycide) structures for symmetric CMOS were investigated in detail. It was found that high-temperature rapid thermal anneal (RTA) is very effective in suppressing the redistribution and interdiffusion in the polycide gate. The suppression mechanism was investigated by two-dimensional SIMS (secondary ion mass spectrometry) measurements. In the RTA case, it is possible to keep high boron concentration in the gate poly Si, because boron absorption into the silicide is suppressed significantly. Even in the 800°C furnace annealing and RTA (1050°C) cases, it was found that arsenic atoms diffuse in the silicide layer at least 30 μm from the n+ region into the p+ region, although the amount was not as large as for the 900°C furnace annealing case. Performance improvement for the RTA process was verified by using 0.5-μm symmetric CMOS ring oscillators.

Original languageEnglish
Pages (from-to)29-30
Number of pages2
JournalDigest of Technical Papers - Symposium on VLSI Technology
StatePublished - 1989
EventNinth Symposium on VLSI Technology 1989 - Digest of Technical Papers - Kyoto, Jpn
Duration: 22 May 198925 May 1989


Dive into the research topics of 'Dopant redistribution in dual gate W-polycide CMOS and its improvement by RTA'. Together they form a unique fingerprint.

Cite this