Skip to main navigation Skip to search Skip to main content

Dimensional Scaling Effect in Percolative Oxide Semiconductor Transistors

  • Robert Tseng
  • , Yi Hou Kuo
  • , Yi Yu Pan
  • , Zheng Hong Li
  • , Sung Tsun Wang
  • , Ciao Fen Chen
  • , Shun Tsung Lo
  • , Yu Cheng Chan
  • , Ya Jing Wu
  • , Shih Chieh Chen
  • , Cheng Chen Kuo
  • , Chun Chen Wang
  • , Cheng Hsien Wu
  • , Wen Hsiang Lu
  • , Xinyu Bao
  • , Nguyen Thi Phuong Thao
  • , Emi Minamitan
  • , Ali Javey*
  • , Chun Liang Lin*
  • , Der Hsien Lien*
  • *Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

1 Scopus citations

Abstract

Percolation transport dominates the charge conduction in amorphous and polycrystalline semiconductors. This study identifies a dimensional scaling effect unique to transistors using percolative semiconductors as channel materials, where the materials’ percolation threshold (pc) exhibits a strong correlation with the transistor threshold voltage (VT). We demonstrate that both parameters are fundamentally governed by the semiconductor channel geometry. By reducing channel thickness, width, or length, pc is modulated because the availability of conductive pathways is constrained by the channel dimensions, directly driving the observed VT shifts. A quantitative link between pc and VT is established through the percolation potential landscape visualized by scanning tunneling microscopy. The result reveals that the energy landscape is determined by the Fermi level, a characteristic of percolative channels, where device turn-on occurs as the Fermi level exceeds the potential barriers to form conductive pathways. This mechanism is confirmed by temperature-dependent transport measurements, where the extracted activation energies exhibit a strong geometric dependence consistent with the pc and VT shifts. This scaling effect appears consistently in both n-type In2O3 and p-type SnO transistors, showing its universality across percolative semiconductors regardless of the carrier type. These findings demonstrate that transport in amorphous semiconductor devices is defined by percolation-governed transport rather than conventional electrostatics or quantum confinement, and establish geometry as a key design parameter for future amorphous electronics.

Original languageEnglish
Pages (from-to)11756-11764
Number of pages9
JournalACS Nano
Volume20
Issue number15
DOIs
StatePublished - 21 Apr 2026

Keywords

  • amorphous semiconductors
  • dimensional scaling effect
  • oxide semiconductors
  • percolation transport
  • threshold voltage shift

Fingerprint

Dive into the research topics of 'Dimensional Scaling Effect in Percolative Oxide Semiconductor Transistors'. Together they form a unique fingerprint.

Cite this