DiffServ edge routers over network processors: Implementation and evaluation

Ying-Dar Lin*, Yi Neng Lin, Shun Chin Yang, Yu Sheng Lin

*Corresponding author for this work

Research output: Contribution to journalReview articlepeer-review

19 Scopus citations


Network processors are emerging as a programmable alternative to the traditional ASIC-based solutions in scaling up the data plane processing of network services. This work, rather than proposing new algorithms, illustrates the process of, and examines the performance issues in, prototyping a DiffServ edge router with IXP1200. The external benchmarks reveal that although the system can scale to wire speed of 1.8 Gb/s in simple IP forwarding, the throughput declines to 180-290 Mb/s when DiffServ is performed due to the double bottlenecks of SRAM and microengines. Through internal benchmarks, the performance bottleneck was found to be able to shift from one place to another given different network services and algorithms. Most of the results reported here should be applicable to other NPs since they have similar architectures and components.

Original languageEnglish
Pages (from-to)28-34
Number of pages7
JournalIEEE Network
Issue number4
StatePublished - 1 Jul 2003


Dive into the research topics of 'DiffServ edge routers over network processors: Implementation and evaluation'. Together they form a unique fingerprint.

Cite this