Design optimization of discrete-time single-loop sigma-delta ADCs via nonideality and power analyses

Fu-Chuang Chen*, Meng Syue Li

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

Abstract

A conventional ΣΔ ADC design approach is a time consuming process and needs much trials and errors. An optimization algorithm for the discrete-time single-loop ΣΔ ADCs design is proposed. Circuit nonideality models are derived in output noise power forms through a systematic circuit imperfection study. A power model is also presented in order to estimate relative power consumption. These models reveal that design parameter variation can potentially affect several noises and errors in different ways, and may change system power consumption. This design complexity is qualitatively summarized into a table. Model completeness allows us to propose an optimization algorithm to search globally for a design parameter combination which meets SNR requirement while minimizing power consumption. Our optimization algorithm is tested against two published design results, and is verified by behavior simulations. Comparisons with behavioral-simulation-based optimization approaches are also made.

Original languageEnglish
Pages (from-to)770-787
Number of pages18
JournalWSEAS Transactions on Circuits and Systems
Volume7
Issue number7
StatePublished - Jul 2008

Keywords

  • Noise model
  • Optimization
  • Power model
  • Sigma delta modulator

Fingerprint

Dive into the research topics of 'Design optimization of discrete-time single-loop sigma-delta ADCs via nonideality and power analyses'. Together they form a unique fingerprint.

Cite this