Design on ESD protection circuit with very low and constant input capacitance

Tung Yang Chen, Ming-Dou Ker

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    5 Scopus citations

    Abstract

    Effective on-chip ESD design to solve the ESD protection challenge on the analog pins for high-frequency or current-mode applications is studied. The device dimension of ESD clamp devices in analog ESD protection circuit can be reduced to have a much small input capacitance for high-frequency applications, but it can still sustain a high HBM and MM ESD level. To find the optimized device dimensions and layout spacings on ESD clamp devices, a design model is developed to keep the input capacitance as constant as possible (within 1% variation).

    Original languageEnglish
    Title of host publicationProceedings of the IEEE 2001 2nd International Symposium on Quality Electronic Design, ISQED 2001
    PublisherIEEE Computer Society
    Pages247-248
    Number of pages2
    ISBN (Electronic)0769510256
    DOIs
    StatePublished - 28 Mar 2001
    Event2nd IEEE International Symposium on Quality Electronic Design, ISQED 2001 - San Jose, United States
    Duration: 26 Mar 200128 Mar 2001

    Publication series

    NameProceedings - International Symposium on Quality Electronic Design, ISQED
    Volume2001-January
    ISSN (Print)1948-3287
    ISSN (Electronic)1948-3295

    Conference

    Conference2nd IEEE International Symposium on Quality Electronic Design, ISQED 2001
    Country/TerritoryUnited States
    CitySan Jose
    Period26/03/0128/03/01

    Fingerprint

    Dive into the research topics of 'Design on ESD protection circuit with very low and constant input capacitance'. Together they form a unique fingerprint.

    Cite this