TY - GEN
T1 - Design on ESD protection circuit with very low and constant input capacitance
AU - Chen, Tung Yang
AU - Ker, Ming-Dou
PY - 2001/3/28
Y1 - 2001/3/28
N2 - Effective on-chip ESD design to solve the ESD protection challenge on the analog pins for high-frequency or current-mode applications is studied. The device dimension of ESD clamp devices in analog ESD protection circuit can be reduced to have a much small input capacitance for high-frequency applications, but it can still sustain a high HBM and MM ESD level. To find the optimized device dimensions and layout spacings on ESD clamp devices, a design model is developed to keep the input capacitance as constant as possible (within 1% variation).
AB - Effective on-chip ESD design to solve the ESD protection challenge on the analog pins for high-frequency or current-mode applications is studied. The device dimension of ESD clamp devices in analog ESD protection circuit can be reduced to have a much small input capacitance for high-frequency applications, but it can still sustain a high HBM and MM ESD level. To find the optimized device dimensions and layout spacings on ESD clamp devices, a design model is developed to keep the input capacitance as constant as possible (within 1% variation).
UR - http://www.scopus.com/inward/record.url?scp=0006040225&partnerID=8YFLogxK
U2 - 10.1109/ISQED.2001.915233
DO - 10.1109/ISQED.2001.915233
M3 - Conference contribution
AN - SCOPUS:0006040225
T3 - Proceedings - International Symposium on Quality Electronic Design, ISQED
SP - 247
EP - 248
BT - Proceedings of the IEEE 2001 2nd International Symposium on Quality Electronic Design, ISQED 2001
PB - IEEE Computer Society
T2 - 2nd IEEE International Symposium on Quality Electronic Design, ISQED 2001
Y2 - 26 March 2001 through 28 March 2001
ER -