Design of high-voltage-tolerant stimulus driver with adaptive loading consideration to suppress epileptic seizure in a 0.18-μm CMOS process

Chun Yu Lin; Yi Ju Li; Ming-Dou Ker

doi:10.1007/s10470-014-0282-4

Design of high-voltage-tolerant stimulus driver with adaptive loading consideration to suppress epileptic seizure in a 0.18-μm CMOS process

Chun Yu Lin^*, Yi Ju Li, Ming-Dou Ker

^*Corresponding author for this work

Research output: Contribution to journal › Article › peer-review

7 Scopus citations

Abstract

A novel design of high-voltage-tolerant stimulus driver for epileptic seizure suppression with low power design and adaptive loading consideration is proposed in this work. The proposed design can deliver the required stimulus current within a specific range of loading impedance. Besides, this design in 0.18-μm low-voltage CMOS process can be operated with high supply voltage (V_CC) of 5-10 V without using the high-voltage transistors, and the process steps of high-voltage transistors can be reduced. The proposed design can be further integrated for an electronic epilepsy prosthetic system-on-chip.

Original language	English
Pages (from-to)	219-226
Number of pages	8
Journal	Analog Integrated Circuits and Signal Processing
Volume	79
Issue number	2
DOIs	https://doi.org/10.1007/s10470-014-0282-4
State	Published - 1 Jan 2014

Keywords

Adaptive loading
Epileptic seizure suppression
High-voltage tolerance
Implantable device
Stimulator
System-on-chip (SoC)

Access to Document

10.1007/s10470-014-0282-4

Cite this

@article{62d06ca6e4ec4d60848be7f7b6144856,

title = "Design of high-voltage-tolerant stimulus driver with adaptive loading consideration to suppress epileptic seizure in a 0.18-μm CMOS process",

abstract = "A novel design of high-voltage-tolerant stimulus driver for epileptic seizure suppression with low power design and adaptive loading consideration is proposed in this work. The proposed design can deliver the required stimulus current within a specific range of loading impedance. Besides, this design in 0.18-μm low-voltage CMOS process can be operated with high supply voltage (VCC) of 5-10 V without using the high-voltage transistors, and the process steps of high-voltage transistors can be reduced. The proposed design can be further integrated for an electronic epilepsy prosthetic system-on-chip.",

keywords = "Adaptive loading, Epileptic seizure suppression, High-voltage tolerance, Implantable device, Stimulator, System-on-chip (SoC)",

author = "Lin, {Chun Yu} and Li, {Yi Ju} and Ming-Dou Ker",

year = "2014",

month = jan,

day = "1",

doi = "10.1007/s10470-014-0282-4",

language = "English",

volume = "79",

pages = "219--226",

journal = "Analog Integrated Circuits and Signal Processing",

issn = "0925-1030",

publisher = "Springer Netherlands",

number = "2",

}

TY - JOUR

T1 - Design of high-voltage-tolerant stimulus driver with adaptive loading consideration to suppress epileptic seizure in a 0.18-μm CMOS process

AU - Lin, Chun Yu

AU - Li, Yi Ju

AU - Ker, Ming-Dou

PY - 2014/1/1

Y1 - 2014/1/1

N2 - A novel design of high-voltage-tolerant stimulus driver for epileptic seizure suppression with low power design and adaptive loading consideration is proposed in this work. The proposed design can deliver the required stimulus current within a specific range of loading impedance. Besides, this design in 0.18-μm low-voltage CMOS process can be operated with high supply voltage (VCC) of 5-10 V without using the high-voltage transistors, and the process steps of high-voltage transistors can be reduced. The proposed design can be further integrated for an electronic epilepsy prosthetic system-on-chip.

AB - A novel design of high-voltage-tolerant stimulus driver for epileptic seizure suppression with low power design and adaptive loading consideration is proposed in this work. The proposed design can deliver the required stimulus current within a specific range of loading impedance. Besides, this design in 0.18-μm low-voltage CMOS process can be operated with high supply voltage (VCC) of 5-10 V without using the high-voltage transistors, and the process steps of high-voltage transistors can be reduced. The proposed design can be further integrated for an electronic epilepsy prosthetic system-on-chip.

KW - Adaptive loading

KW - Epileptic seizure suppression

KW - High-voltage tolerance

KW - Implantable device

KW - Stimulator

KW - System-on-chip (SoC)

UR - http://www.scopus.com/inward/record.url?scp=84897915215&partnerID=8YFLogxK

U2 - 10.1007/s10470-014-0282-4

DO - 10.1007/s10470-014-0282-4

M3 - Article

AN - SCOPUS:84897915215

SN - 0925-1030

VL - 79

SP - 219

EP - 226

JO - Analog Integrated Circuits and Signal Processing

JF - Analog Integrated Circuits and Signal Processing

IS - 2

ER -

Design of high-voltage-tolerant stimulus driver with adaptive loading consideration to suppress epileptic seizure in a 0.18-μm CMOS process

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this