Design of high-voltage-tolerant power-rail ESD clamp circuit in low-voltage CMOS processes

Ming-Dou Ker*, Chang Tzu Wang, Tien Hao Tang, Kuan Cheng Su

*Corresponding author for this work

    Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

    5 Scopus citations

    Fingerprint

    Dive into the research topics of 'Design of high-voltage-tolerant power-rail ESD clamp circuit in low-voltage CMOS processes'. Together they form a unique fingerprint.

    Engineering & Materials Science