Design of cost-efficient ESD clamp circuits for the power rails of CMOS ASIC's with substrate-triggering technique

Ming-Dou Ker*, Tung Yang Chen, Chung-Yu Wu

*Corresponding author for this work

Research output: Contribution to journalConference articlepeer-review

15 Scopus citations

Fingerprint

Dive into the research topics of 'Design of cost-efficient ESD clamp circuits for the power rails of CMOS ASIC's with substrate-triggering technique'. Together they form a unique fingerprint.

Engineering & Materials Science