Design of a multimode QC-LDPC decoder based on shift-routing network

Chih Hao Liu; Chien Ching Lin; Shau Wei Yen; Chih Lung Chen; Hsie-Chia Chang; Chen-Yi Lee; Yar Sun Hsu; Shyh-Jye Jou

doi:10.1109/TCSII.2009.2027967

Design of a multimode QC-LDPC decoder based on shift-routing network

Chih Hao Liu^*, Chien Ching Lin, Shau Wei Yen, Chih Lung Chen, Hsie-Chia Chang, Chen-Yi Lee, Yar Sun Hsu, Shyh-Jye Jou

^*Corresponding author for this work

Research output: Contribution to journal › Article › peer-review

29 Scopus citations

Abstract

A reconfigurable message-passing network is proposed to facilitate message transportation in decoding multimode quasi-cyclic low-density parity-check (QC-LDPC) codes. By exploiting the shift-routing network (SRN) features, the decoding messages are routed in parallel to fully support those specific 19 and 3 submatrix sizes defined in IEEE 802.16e and IEEE 802.11n applications with less hardware complexity. A 6.22-mm² QC-LDPC decoder with SRN is implemented in a 90-nm 1-Poly 9-Metal (1P9M) CMOS process. Postlayout simulation results show that the operation frequency can achieve 300 MHz, which is sufficient to process the 212-Mb/s 2304-bit and 178-Mb/s 1944-bit codeword streams for IEEE 802.16e and IEEE 802.11n systems, respectively.

Original language	English
Pages (from-to)	734-738
Number of pages	5
Journal	IEEE Transactions on Circuits and Systems I: Regular Papers
Volume	56
Issue number	9
DOIs	https://doi.org/10.1109/TCSII.2009.2027967
State	Published - 2009

Keywords

Architecture
IEEE 802.11n
IEEE 802.16e
Message passing
Network
Quasi-cyclic low-density parity check (QC-LDPC)
WiMax

Access to Document

10.1109/TCSII.2009.2027967

Cite this

@article{4fb4f806994e40239f2f62e6b1109742,

title = "Design of a multimode QC-LDPC decoder based on shift-routing network",

abstract = "A reconfigurable message-passing network is proposed to facilitate message transportation in decoding multimode quasi-cyclic low-density parity-check (QC-LDPC) codes. By exploiting the shift-routing network (SRN) features, the decoding messages are routed in parallel to fully support those specific 19 and 3 submatrix sizes defined in IEEE 802.16e and IEEE 802.11n applications with less hardware complexity. A 6.22-mm2 QC-LDPC decoder with SRN is implemented in a 90-nm 1-Poly 9-Metal (1P9M) CMOS process. Postlayout simulation results show that the operation frequency can achieve 300 MHz, which is sufficient to process the 212-Mb/s 2304-bit and 178-Mb/s 1944-bit codeword streams for IEEE 802.16e and IEEE 802.11n systems, respectively.",

keywords = "Architecture, IEEE 802.11n, IEEE 802.16e, Message passing, Network, Quasi-cyclic low-density parity check (QC-LDPC), WiMax",

author = "Liu, {Chih Hao} and Lin, {Chien Ching} and Yen, {Shau Wei} and Chen, {Chih Lung} and Hsie-Chia Chang and Chen-Yi Lee and Hsu, {Yar Sun} and Shyh-Jye Jou",

year = "2009",

doi = "10.1109/TCSII.2009.2027967",

language = "English",

volume = "56",

pages = "734--738",

journal = "IEEE Transactions on Circuits and Systems I: Regular Papers",

issn = "1549-7747",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "9",

}

TY - JOUR

T1 - Design of a multimode QC-LDPC decoder based on shift-routing network

AU - Liu, Chih Hao

AU - Lin, Chien Ching

AU - Yen, Shau Wei

AU - Chen, Chih Lung

AU - Chang, Hsie-Chia

AU - Lee, Chen-Yi

AU - Hsu, Yar Sun

AU - Jou, Shyh-Jye

PY - 2009

Y1 - 2009

N2 - A reconfigurable message-passing network is proposed to facilitate message transportation in decoding multimode quasi-cyclic low-density parity-check (QC-LDPC) codes. By exploiting the shift-routing network (SRN) features, the decoding messages are routed in parallel to fully support those specific 19 and 3 submatrix sizes defined in IEEE 802.16e and IEEE 802.11n applications with less hardware complexity. A 6.22-mm2 QC-LDPC decoder with SRN is implemented in a 90-nm 1-Poly 9-Metal (1P9M) CMOS process. Postlayout simulation results show that the operation frequency can achieve 300 MHz, which is sufficient to process the 212-Mb/s 2304-bit and 178-Mb/s 1944-bit codeword streams for IEEE 802.16e and IEEE 802.11n systems, respectively.

AB - A reconfigurable message-passing network is proposed to facilitate message transportation in decoding multimode quasi-cyclic low-density parity-check (QC-LDPC) codes. By exploiting the shift-routing network (SRN) features, the decoding messages are routed in parallel to fully support those specific 19 and 3 submatrix sizes defined in IEEE 802.16e and IEEE 802.11n applications with less hardware complexity. A 6.22-mm2 QC-LDPC decoder with SRN is implemented in a 90-nm 1-Poly 9-Metal (1P9M) CMOS process. Postlayout simulation results show that the operation frequency can achieve 300 MHz, which is sufficient to process the 212-Mb/s 2304-bit and 178-Mb/s 1944-bit codeword streams for IEEE 802.16e and IEEE 802.11n systems, respectively.

KW - Architecture

KW - IEEE 802.11n

KW - IEEE 802.16e

KW - Message passing

KW - Network

KW - Quasi-cyclic low-density parity check (QC-LDPC)

KW - WiMax

UR - http://www.scopus.com/inward/record.url?scp=70349584734&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2009.2027967

DO - 10.1109/TCSII.2009.2027967

M3 - Article

AN - SCOPUS:70349584734

SN - 1549-7747

VL - 56

SP - 734

EP - 738

JO - IEEE Transactions on Circuits and Systems I: Regular Papers

JF - IEEE Transactions on Circuits and Systems I: Regular Papers

IS - 9

ER -

Design of a multimode QC-LDPC decoder based on shift-routing network

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this