Design of a multimode QC-LDPC decoder based on shift-routing network

Chih Hao Liu*, Chien Ching Lin, Shau Wei Yen, Chih Lung Chen, Hsie-Chia Chang, Chen-Yi Lee, Yar Sun Hsu, Shyh-Jye Jou

*Corresponding author for this work

    Research output: Contribution to journalArticlepeer-review

    29 Scopus citations


    A reconfigurable message-passing network is proposed to facilitate message transportation in decoding multimode quasi-cyclic low-density parity-check (QC-LDPC) codes. By exploiting the shift-routing network (SRN) features, the decoding messages are routed in parallel to fully support those specific 19 and 3 submatrix sizes defined in IEEE 802.16e and IEEE 802.11n applications with less hardware complexity. A 6.22-mm2 QC-LDPC decoder with SRN is implemented in a 90-nm 1-Poly 9-Metal (1P9M) CMOS process. Postlayout simulation results show that the operation frequency can achieve 300 MHz, which is sufficient to process the 212-Mb/s 2304-bit and 178-Mb/s 1944-bit codeword streams for IEEE 802.16e and IEEE 802.11n systems, respectively.

    Original languageEnglish
    Pages (from-to)734-738
    Number of pages5
    JournalIEEE Transactions on Circuits and Systems I: Regular Papers
    Issue number9
    StatePublished - 11 Sep 2009


    • Architecture
    • IEEE 802.11n
    • IEEE 802.16e
    • Message passing
    • Network
    • Quasi-cyclic low-density parity check (QC-LDPC)
    • WiMax


    Dive into the research topics of 'Design of a multimode QC-LDPC decoder based on shift-routing network'. Together they form a unique fingerprint.

    Cite this