Design and implementation of an FPGA-based control IC for the single-phase PWM inverter used in an UPS

Shih Liang Jung; Meng Yueh Chang; Jin Yi Jyang; Hsiang Sung Huang; Li Chia Yeh; Ying-Yu Tzou

doi:10.1109/PEDS.1997.618728

Design and implementation of an FPGA-based control IC for the single-phase PWM inverter used in an UPS

Shih Liang Jung^*, Meng Yueh Chang, Jin Yi Jyang, Hsiang Sung Huang, Li Chia Yeh, Ying-Yu Tzou

^*Corresponding author for this work

Department of Electrical and Computer Engineering

Research output: Contribution to conference › Paper › peer-review

9 Scopus citations

Abstract

This paper presents an FPGA-based multiple-loop control scheme for the regulation of the PWM inverters used in UPS. The proposed control scheme incorporates an inner current loop with an outer voltage loop to regulate the output voltage of the PWM inverter, which is expected to be sinusoidal. The corresponding control gains are designed through deadbeat theory so that the inverter can achieve fast dynamic response. An output voltage decoupling mechanism and a load disturbance compensation scheme have been proposed to improve the stiffness of the controlled PWM inverter. The developed digital controller has been realized by a RAM-based FPGA XC4010 to verify its effectiveness. The simulation and experimental results show that the output voltage of the controlled PWM inverter has good transient response and little distortion under rough load conditions.

Original language	English
Pages	344-349
Number of pages	6
DOIs	https://doi.org/10.1109/PEDS.1997.618728
State	Published - 26 May 1997
Event	Proceedings of the 1997 2nd International Conference on Power Electronics and Drive Systems, PEDS. Part 2 (of 2) - Singapore, Singapore Duration: 26 May 1997 → 29 May 1997

Conference

Conference	Proceedings of the 1997 2nd International Conference on Power Electronics and Drive Systems, PEDS. Part 2 (of 2)
City	Singapore, Singapore
Period	26/05/97 → 29/05/97

Access to Document

10.1109/PEDS.1997.618728

Cite this

Jung, S. L., Chang, M. Y., Jyang, J. Y., Huang, H. S., Yeh, L. C., & Tzou, Y.-Y. (1997). Design and implementation of an FPGA-based control IC for the single-phase PWM inverter used in an UPS. 344-349. Paper presented at Proceedings of the 1997 2nd International Conference on Power Electronics and Drive Systems, PEDS. Part 2 (of 2), Singapore, Singapore. https://doi.org/10.1109/PEDS.1997.618728

@conference{cd44ae49cd55463dbd5c9e189b3fe05e,

title = "Design and implementation of an FPGA-based control IC for the single-phase PWM inverter used in an UPS",

abstract = "This paper presents an FPGA-based multiple-loop control scheme for the regulation of the PWM inverters used in UPS. The proposed control scheme incorporates an inner current loop with an outer voltage loop to regulate the output voltage of the PWM inverter, which is expected to be sinusoidal. The corresponding control gains are designed through deadbeat theory so that the inverter can achieve fast dynamic response. An output voltage decoupling mechanism and a load disturbance compensation scheme have been proposed to improve the stiffness of the controlled PWM inverter. The developed digital controller has been realized by a RAM-based FPGA XC4010 to verify its effectiveness. The simulation and experimental results show that the output voltage of the controlled PWM inverter has good transient response and little distortion under rough load conditions.",

author = "Jung, {Shih Liang} and Chang, {Meng Yueh} and Jyang, {Jin Yi} and Huang, {Hsiang Sung} and Yeh, {Li Chia} and Ying-Yu Tzou",

year = "1997",

month = may,

day = "26",

doi = "10.1109/PEDS.1997.618728",

language = "English",

pages = "344--349",

note = "Proceedings of the 1997 2nd International Conference on Power Electronics and Drive Systems, PEDS. Part 2 (of 2) ; Conference date: 26-05-1997 Through 29-05-1997",

}

Jung, SL, Chang, MY, Jyang, JY, Huang, HS, Yeh, LC & Tzou, Y-Y 1997, 'Design and implementation of an FPGA-based control IC for the single-phase PWM inverter used in an UPS', Paper presented at Proceedings of the 1997 2nd International Conference on Power Electronics and Drive Systems, PEDS. Part 2 (of 2), Singapore, Singapore, 26/05/97 - 29/05/97 pp. 344-349. https://doi.org/10.1109/PEDS.1997.618728

Design and implementation of an FPGA-based control IC for the single-phase PWM inverter used in an UPS. / Jung, Shih Liang; Chang, Meng Yueh; Jyang, Jin Yi et al.
1997. 344-349 Paper presented at Proceedings of the 1997 2nd International Conference on Power Electronics and Drive Systems, PEDS. Part 2 (of 2), Singapore, Singapore.

Research output: Contribution to conference › Paper › peer-review

TY - CONF

T1 - Design and implementation of an FPGA-based control IC for the single-phase PWM inverter used in an UPS

AU - Jung, Shih Liang

AU - Chang, Meng Yueh

AU - Jyang, Jin Yi

AU - Huang, Hsiang Sung

AU - Yeh, Li Chia

AU - Tzou, Ying-Yu

PY - 1997/5/26

Y1 - 1997/5/26

N2 - This paper presents an FPGA-based multiple-loop control scheme for the regulation of the PWM inverters used in UPS. The proposed control scheme incorporates an inner current loop with an outer voltage loop to regulate the output voltage of the PWM inverter, which is expected to be sinusoidal. The corresponding control gains are designed through deadbeat theory so that the inverter can achieve fast dynamic response. An output voltage decoupling mechanism and a load disturbance compensation scheme have been proposed to improve the stiffness of the controlled PWM inverter. The developed digital controller has been realized by a RAM-based FPGA XC4010 to verify its effectiveness. The simulation and experimental results show that the output voltage of the controlled PWM inverter has good transient response and little distortion under rough load conditions.

AB - This paper presents an FPGA-based multiple-loop control scheme for the regulation of the PWM inverters used in UPS. The proposed control scheme incorporates an inner current loop with an outer voltage loop to regulate the output voltage of the PWM inverter, which is expected to be sinusoidal. The corresponding control gains are designed through deadbeat theory so that the inverter can achieve fast dynamic response. An output voltage decoupling mechanism and a load disturbance compensation scheme have been proposed to improve the stiffness of the controlled PWM inverter. The developed digital controller has been realized by a RAM-based FPGA XC4010 to verify its effectiveness. The simulation and experimental results show that the output voltage of the controlled PWM inverter has good transient response and little distortion under rough load conditions.

UR - http://www.scopus.com/inward/record.url?scp=0030689467&partnerID=8YFLogxK

U2 - 10.1109/PEDS.1997.618728

DO - 10.1109/PEDS.1997.618728

M3 - Paper

AN - SCOPUS:0030689467

SP - 344

EP - 349

T2 - Proceedings of the 1997 2nd International Conference on Power Electronics and Drive Systems, PEDS. Part 2 (of 2)

Y2 - 26 May 1997 through 29 May 1997

ER -

Design and implementation of an FPGA-based control IC for the single-phase PWM inverter used in an UPS

Abstract

Conference

Access to Document

Other files and links

Fingerprint

Cite this