Design and analysis of a portable high-speed clock generator

Terng-Yin Hsu, C. C. Wang, Chen-Yi Lee*

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

35 Scopus citations


A new portable clock generator with full pull-in range and fast acquisition is presented in this paper, where it can be developed at hardware description language (HDL) to reduce design cycle as well as improve system-level integration simulation. In the proposed design, frequency tracking is performed by the "Prune-and-Search" algorithm, and the digital-controlled ring oscillator is constructed by CMOS standard cells. In order to reduce propagation delay of the loop divider, a novel structure is developed to provide a constant delay at any divider setting. In addition, input jitter can be isolated to avoid coupling by digital processing. Hence, the generated clock output becomes more clean and robust. Based on the proposed methodology, a test chip has been designed and verified on 0.6-μm CMOS process with frequency range of (360 ∼ 800) MHz at 3.3 V and peak-to-peak jitter of less than 60 ps at 800 MHz/3.3 V.

Original languageEnglish
Pages (from-to)367-375
Number of pages9
JournalIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Issue number4
StatePublished - 1 Apr 2001


  • Clock generator
  • Frequency synthesizer
  • Full pull-in range
  • HDL
  • Low jitter


Dive into the research topics of 'Design and analysis of a portable high-speed clock generator'. Together they form a unique fingerprint.

Cite this